参数资料
型号: AS3543-ECTP
厂商: ams
文件页数: 70/92页
文件大小: 0K
描述: IC CODEC AUDIO FRONT END 68CTBGA
标准包装: 4,000
类型: 音频编解码器
应用: 便携式音频,电话
安装类型: 表面贴装
封装/外壳: 68-TFBGA
供应商设备封装: 68-CTBGA(6x6)
包装: 带卷 (TR)
www.austriamicrosystems.com
Revision 1.11
71 - 91
AS3543 3v2
Data Sheet - R e g i s t e r D e f i n i t i o n
3:2
DRIVE_XRES<1:0>
00
R/W
Sets the XRES output pin to open-drain, push-pull or tri-state
and sets various driving strengths
00: 6mA open-drain output
01: 6mA push-pull output
10: 1mA push-pull output
11: HiZ, stri-state
1:0
MUX_XRES<1:0>
00
R/W
Multiplexes various digital signals to the XRES output pin
00: XRES, active low reset signal
01: CLK32k, 32kHz RTC oszillator output
10: CLKINT1, internal clock signal, see Clk_Cntr regsiter
11: PWM, PMW_Cntr register
Table 69. Out_Cntr2 Register
Name
Base
Default
Out_Cntr2
2-wire serial
00h
Offset: 1Ah-2
Q24M and Q32k Output Control Register
This is an extended register and needs to be enabled by writing 010b to Reg. 1Ch first.
This register is reset at a AVDD27-POR.
Bit
Bit Name
Default
Access
Bit Description
7:6
DRIVE_Q24M<1:0>
00
R/W
Sets the PWGD output pin to push-pull or tri-state and sets
various driving strengths
00: 6mA push-pull output
01: HiZ, stri-state
10: 2mA push-pull output
11: 1mA push-pull output
5:4
MUX_Q24M<1:0>
00
R/W
Multiplexes various digital signals to the PWGD output pin
00: CLK24M, 24MHz oszillator output signal
01: CLKINT1, internal clock signal, see Clk_Cntr regsiter
10: CLKINT2, internal clock signal, see Clk_Cntr regsiter
11: PWM, PMW_Cntr register
3:2
DRIVE_Q32k<1:0>
00
R/W
Sets the XRES output pin to push-pull or tri-state and sets
various driving strengths
00: 6mA push-pull output
01: HiZ, stri-state
10: 2mA push-pull output
11: 1mA push-pull output
1:0
MUX_Q32k<1:0>
00
R/W
Multiplexes various digital signals to the XRES output pin
00: CLK32k, 32kHz RTC oszillator output signal
01: CLKINT1, internal clock signal, see Clk_Cntr regsiter
10: CLKINT2, internal clock signal, see Clk_Cntr regsiter
11: PWM, PMW_Cntr register
Table 68. Out_Cntr1 Register
Name
Base
Default
Out_Cntr1
2-wire serial
00h
Offset: 1Ah-1
PWGD and XRES Output Control Register
This is an extended register and needs to be enabled by writing 001b to Reg. 1Ch first.
This register is reset at a AVDD27-POR.
Bit
Bit Name
Default
Access
Bit Description
ams
AG
Technical
content
still
valid
相关PDF资料
PDF描述
ASM2I9940LG-32LT IC CLK BUFFER 2:18 250MHZ 32LQFP
ASM3P2780AF-06OR IC FREQ MOD 4X EMI REDUCT 6TSOP
AT42QT1011-MAH IC SENSR TOUCH/PROX 1CH 8-UDFN
AT42QT2161-MMU IC TOUCH SENSOR 16KEY 28QFN
B300W35A102E1G IC PROCESSOR AUDIO 24BIT WLCSP
相关代理商/技术参数
参数描述
AS35490FLF 制造商:TT Electronics / IRC 功能描述:AS35490FLF
AS35490HLF 制造商:TT Electronics / IRC 功能描述:AS35490HLF
AS35490JLF 制造商:TT Electronics / IRC 功能描述:AS35490JLF
AS35491FLF 制造商:TT Electronics / IRC 功能描述:AS35491FLF
AS35491HLF 制造商:TT Electronics / IRC 功能描述:AS35491HLF