- 您现在的位置：买卖IC网 > PDF目录166232 > AS5SS256K18DQ-10/XT (AUSTIN SEMICONDUCTOR INC) 256K x 18 SSRAM Synchronous Burst SRAM, Flow-Through PDF资料下载
参数资料
| 型号： | AS5SS256K18DQ-10/XT |
| 厂商： | AUSTIN SEMICONDUCTOR INC |
| 元件分类： | SRAM |
| 英文描述： | 256K x 18 SSRAM Synchronous Burst SRAM, Flow-Through |
| 中文描述： | 256K X 18 STANDARD SRAM, 10 ns, PQFP100 |
| 封装： | TQFP-100 |
| 文件页数： | 1/13页 |
| 文件大小： | 135K |
| 代理商： | AS5SS256K18DQ-10/XT |
AS5SS256K18
Rev. 2.1 06/05
Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.
1
SSRAM
AS5SS256K18
Austin Semiconductor, Inc.
FEATURES
Fast access times: 8, 10, and 15ns
Fast clock speed: 113, 100, and 66 MHz
Fast clock and OE\ access times
Single +3.3V +0.3V/-0.165V power supply (V
DD
)
SNOOZE MODE for reduced-power standby
Common data inputs and data outputs
Individual BYTE WRTIE control and GLOBAL WRITE
Three chip enables for simple depth expansion and address
pipelining
Clock-controlled and registered addresses, data I/Os and
control signals
Interally self-timed WRITE cycle
Burst control pin (interleaved or linear burst)
Automatic power-down
Low capacitive bus loading
Operating Temperature Ranges:
- Military -55oC to +125oC
- Industrial -40oC to +85oC
OPTIONS
MARKING
Timing
7.5ns/8ns/113 MHz
-8*
8.5ns/10ns/100 MHz
-9
10ns/15ns/66 MHz
-10
Packages
100-pin TQFP
DQ
No. 1001
Operating Temperature Ranges:
- Military -55oC to +125oCIT
- Industrial -45oC to +85oCXT
*available as IT only.
256K x 18 SSRAM
Synchronous Burst SRAM,
Flow-Through
PIN ASSIGNMENT
(Top View)
100-pin TQFP
For more products and information
please visit our web site at
www.austinsemiconductor.com
SA
CE\
CE2
NC
bwB\
BWa\
CE2\
V
D
V
S
CLK
GW\
BWE\
OE\
ADSC\
ADSP\
ADV\
SA
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
80
79
78
77
76
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50
100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81
NC
V
DD
Q
V
SS
NC
DQb
V
SS
V
DD
Q
DQb
V
SS
V
DD
NC
V
SS
DQb
V
DD
Q
V
SS
DQb
DQPb
NC
V
SS
V
DD
Q
NC
SA
NC
V
DD
Q
V
SS
NC
DQPa
DQa
V
SS
V
DD
Q
DQa
V
SS
NC
V
DD
ZZ
DQa
V
DD
Q
V
SS
DQa
NC
V
SS
V
DD
Q
NC
MODE
SA
1
SA
0
DNU
V
S
V
DD
NF**
SA
GENERAL DESCRIPTION
The Austin Semiconductor, Inc. Synchronous Burst SRAM family
employs high-speed, low power CMOS designs that are fabricated us-
ing an advanced CMOS process.
ASI’s 4Mb Synchronous Burst SRAMs integrate a 256K x 18, SRAM
core with advanced synchronous peripheral circuitry and a 2-bit burst
counter. All synchronous inputs pass through registers controlled by a
positive-edge-triggered single clock input (CLK). The synchronous
inputs include all addresses, all data inputs, active LOW chip enable
(CE\), two additional chip enables for easy depth expansion (CE2\,
CE2), burst control inputs (ADSC\, ADSP\, ADV\), byte write enables
(BWx\) and global write (GW\).
Asynchronous inputs include the output enable (OE\), clock (CLK)
and snooze enable (ZZ). There is also a burst mode input (MODE) that
selects between interleaved and linear burst modes. The data-out (Q),
enabled by OE\, is also asynchronous. WRITE cycles can be from one
to two bytes wide, as controlled by the write control inputs.
Burst operation can be initiated with either address status processor
(ADSP\) or address status controller (ADSC\) inputs. Subsequent burst
addresses can be internally generated as controlled by the burst ad-
vance input (ADV\).
Address and write control are registered on-chip to simplify WRITE
cycles. This allows self-timed WRITE cycles. Individual byte enables
allow individual bytes to be written. During WRITE cycles on this x18
device BWa\ controls DQa pins and DQPa; BWb\ controls DQb pins
and DQPb. GW\ LOW causes all bytes to be written. Parity bits are
available on this device.
ASI’s 4Mb Synchronous Burst SRAMs operate from a +3.3V V
DD
power supply, and all inputs and outputs are TTL-compatible. The de-
vice is ideally suited for 486, Pentium, and PowerPC systems and
those systems that benefit from a wide synchronous data bus.
**pins 42,43 reserved for future address expansion for 8Mb, 16Mb densities.
相关PDF资料 |
PDF描述 |
|---|---|
| AS5SS256K18DQ-9/IT | 256K x 18 SSRAM Synchronous Burst SRAM, Flow-Through |
| AS5SS256K18DQ-9/XT | 256K x 18 SSRAM Synchronous Burst SRAM, Flow-Through |
| AS5SS256K18DQ-8IT | 256K x 18 SSRAM Synchronous Burst SRAM, Flow-Through |
| AS5SS256K36ADQ-8.5/883C | 256K x 36 SSRAM Flow-Through, Synchronous Burst SRAM |
| AS6054 | 1000 MHz - 6000 MHz RF/MICROWAVE WIDE BAND LOW POWER AMPLIFIER |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AS5SS256K18DQ-8 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:x18 Fast Synchronous SRAM |
| AS5SS256K18DQ-8/IT | 制造商:AUSTIN 制造商全称:Austin Semiconductor 功能描述:256K x 18 SSRAM Synchronous Burst SRAM, Flow-Through |
| AS5SS256K18DQ-8IT | 制造商:AUSTIN 制造商全称:Austin Semiconductor 功能描述:256K x 18 SSRAM Synchronous Burst SRAM, Flow-Through |
| AS5SS256K18DQ-9 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:x18 Fast Synchronous SRAM |
| AS5SS256K18DQ-9/IT | 制造商:AUSTIN 制造商全称:Austin Semiconductor 功能描述:256K x 18 SSRAM Synchronous Burst SRAM, Flow-Through |
发布紧急采购，3分钟左右您将得到回复。