- 您现在的位置：买卖IC网 > PDF目录298831 > AS7C3364NTD36B-133TQIN (INTEGRATED SILICON SOLUTION INC) 64K X 36 ZBT SRAM, 4 ns, PQFP100 PDF资料下载
参数资料
| 型号： | AS7C3364NTD36B-133TQIN |
| 厂商： | INTEGRATED SILICON SOLUTION INC |
| 元件分类： | SRAM |
| 英文描述： | 64K X 36 ZBT SRAM, 4 ns, PQFP100 |
| 封装： | 14 X 20 MM, LEAD FREE, TQFP-100 |
| 文件页数： | 14/19页 |
| 文件大小： | 437K |
| 代理商： | AS7C3364NTD36B-133TQIN |
AS7C3364NTD32B
AS7C3364NTD36B
4/28/05; v.1.3
Alliance Semiconductor
P. 4 of 19
Functional description
The AS7C3364NTD36B family is a high performance CMOS 2 Mbit synchronous Static Random Access Memory (SRAM)
organized as 65,536 words × 32 or 36 bits and incorporates a LATE LATE Write.
This variation of the 2Mb sychronous SRAM uses the No Turnaround Delay (NTD) architecture, featuring an enhanced
write operation that improves bandwidth over pipeline burst devices. In a normal pipeline burst device, the write data,
command, and address are all applied to the device on the same clock edge. If a read command follows this write command,
the system must wait for two 'dead' cycles for valid data to become available. These dead cycles can significantly reduce
overall bandwidth for applications requiring random access or read-modify-write operations.
NTD devices use the memory bus more efficiently by introducing a write 'latency' which matches the two (one) cycle
pipeline (flowthrough) read latency. Write data is applied two cycles after the write command and address, allowing the read
pipeline to clear. With NTD, write and read operations can be used in any order without producing dead bus cycles.
Assert R/W low to perform write cycles. Byte write enable controls write access to specific bytes, or can be tied low for full
32/36 bit writes. Write enable signals, along with the write address, are registered on a rising edge of the clock. Write data is
applied to the device two clock cycles later. Unlike some asynchronous SRAMs, output enable OE does not need to be toggled
for write operations; it can be tied low for normal operations. Outputs go to a high impedance state when the device is de-
selected by any of the three chip enable inputs (refer to synchronous truth table on page 6.) In pipeline mode, a two cycle
deselect latency allows pending read or write operations to be completed.
Use the ADV (burst advance) input to perform burst read, write and deselect operations. When ADV is high, external
addresses, chip select, R/W pins are ignored, and internal address counters increment in the count sequence specified by the
LBO control. Any device operations, including burst, can be stalled using the CEN=1, the clock enable input.
The AS7C3364NTD36B and AS7C3364NTD32B operate with a 3.3V ± 5% power supply for the device core (VDD). DQ
circuits use a separate power supply (VDDQ) that operates across 3.3V or 2.5V ranges. These devices are available in a 100-pin
14×20 mm TQFP package.
TQFP Capacitance
*Guranteed not tested
TQFP thermal resistance
Parameter
Symbol
Test conditions
Min
Max
Unit
Input capacitance
CIN*
Vin = 0V
-
5
pF
I/O capacitance
CI/O*
Vin = Vout = 0V
-
7
pF
Description
Conditions
Symbol
Typical
Units
Thermal resistance
(junction to ambient)1
1 This parameter is sampled
Test conditions follow standard test methods and
procedures for measuring thermal impedance,
per EIA/JESD51
1–layer
θJA
40
°C/W
4–layer
θJA
22
°C/W
Thermal resistance
(junction to top of case)1
θJC
8
°C/W
相关PDF资料 |
PDF描述 |
|---|---|
| AS7C3364NTD36B-200TQC | 64K X 36 ZBT SRAM, 3 ns, PQFP100 |
| ASD15-12D15 | 2-OUTPUT 7.5 W DC-DC REG PWR SUPPLY MODULE |
| ASD75-48S5Q-N | 1-OUTPUT 75 W DC-DC REG PWR SUPPLY MODULE |
| ASE3-FREQ-D-Y-T | CRYSTAL OSCILLATOR, CLOCK, 0.5 MHz - 133 MHz, CMOS OUTPUT |
| ASE62G | SLIDE SWITCH, 6PDT, LATCHED, THROUGH HOLE-STRAIGHT |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AS7C3364NTD36B-166TQC | 制造商:ALSC 制造商全称:Alliance Semiconductor Corporation 功能描述:3.3V 64K x 32/36 Pipelined SRAM with NTD |
| AS7C3364NTD36B-166TQCN | 制造商:ALSC 制造商全称:Alliance Semiconductor Corporation 功能描述:3.3V 64K x 32/36 Pipelined SRAM with NTD |
| AS7C3364NTD36B-166TQI | 制造商:ALSC 制造商全称:Alliance Semiconductor Corporation 功能描述:3.3V 64K x 32/36 Pipelined SRAM with NTD |
| AS7C3364NTD36B-166TQIN | 制造商:ALSC 制造商全称:Alliance Semiconductor Corporation 功能描述:3.3V 64K x 32/36 Pipelined SRAM with NTD |
| AS7C3364NTD36B-200TQC | 制造商:ALSC 制造商全称:Alliance Semiconductor Corporation 功能描述:3.3V 64K x 32/36 Pipelined SRAM with NTD |
发布紧急采购，3分钟左右您将得到回复。