- 您现在的位置：买卖IC网 > PDF目录20435 > AT45DB011B-XU (Atmel)IC FLASH 1MBIT 20MHZ 14TSSOP PDF资料下载
参数资料
| 型号： | AT45DB011B-XU |
| 厂商： | Atmel |
| 文件页数： | 4/32页 |
| 文件大小： | 0K |
| 描述： | IC FLASH 1MBIT 20MHZ 14TSSOP |
| 标准包装： | 96 |
| 格式 - 存储器： | 闪存 |
| 存储器类型： | DataFLASH |
| 存储容量： | 1M（512 页 x 264 字节） |
| 速度： | 20MHz |
| 接口： | SPI 3 线串行 |
| 电源电压： | 2.7 V ~ 3.6 V |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 14-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 14-TSSOP |
| 包装： | 管件 |
第1页第2页第3页当前第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
CONTINUOUS ARRAY READ: By supplying an initial starting address for the main memory
array, the Continuous Array Read command can be utilized to sequentially read a continuous
stream of data from the device by simply providing a clock signal; no additional addressing
information or control signals need to be provided. The DataFlash incorporates an internal
address counter that will automatically increment on every clock cycle, allowing one continu-
ous read operation without the need of additional address sequences. To perform a
continuous read, an opcode of 68H or E8H must be clocked into the device followed by 24
address bits and 32 don ’t care bits. The first six bits of the 24-bit address sequence are
reserved for upward and downward compatibility to larger and smaller density devices (see
Notes under “Command Sequence for Read/Write Operations ” diagram). The next nine
address bits (PA8-PA0) specify which page of the main memory array to read, and the last
nine bits (BA8-BA0) of the 24-bit address sequence specify the starting byte address within
the page. The 32 don’t care bits that follow the 24 address bits are needed to initialize the read
operation. Following the 32 don’t care bits, additional clock pulses on the SCK pin will result in
serial data being output on the SO (serial output) pin.
The CS pin must remain low during the loading of the opcode, the address bits, the don’t care
bits, and the reading of data. When the end of a page in main memory is reached during a
Continuous Array Read, the device will continue reading at the beginning of the next page with
no delays incurred during the page boundary crossover (the crossover from the end of one
page to the beginning of the next page). When the last bit in the main memory array has been
read, the device will continue reading back at the beginning of the first page of memory. As
with crossing over page boundaries, no delays will be incurred when wrapping around from
the end of the array to the beginning of the array.
A low-to-high transition on the CS pin will terminate the read operation and tri-state the SO pin.
The maximum SCK frequency allowable for the Continuous Array Read is defined by the f CAR
specification. The Continuous Array Read bypasses both data buffers and leaves the contents
of the buffers unchanged.
MAIN MEMORY PAGE READ: A main memory read allows the user to read data directly from
any one of the 512 pages in the main memory, bypassing the data buffer and leaving the con-
tents of the buffer unchanged. To start a page read, the 8-bit opcode, 52H or D2H, must be
clocked into the device followed by 24 address bits and 32 don ’t care bits. In the
AT45DB011B, the first six address bits are reserved for larger density devices (see Notes on
page 15), the next nine address bits (PA8-PA0) specify the page address, and the next nine
address bits (BA8-BA0) specify the starting byte address within the page. The 32 don’t care
bits which follow the 24 address bits are sent to initialize the read operation. Following the 32
don’t care bits, additional pulses on SCK result in serial data being output on the SO (serial
output) pin. The CS pin must remain low during the loading of the opcode, the address bits,
and the reading of data. When the end of a page in main memory is reached during a main
memory page read, the device will continue reading at the beginning of the same page. A low-
to-high transition on the CS pin will terminate the read operation and tri-state the SO pin.
BUFFER READ: Data can be read from the data buffer using an opcode of 54H or D4H. To
perform a buffer read, the eight bits of the opcode must be followed by 15 don’t care bits, nine
address bits, and eight don’t care bits. Since the buffer size is 264 bytes, nine address b its
(BFA8- BFA0) are required to specify the first byte of data to be read from the buffer. The CS
pin must remain low during the loading of the opcode, the address bits, the don’t care bits, and
the reading of data. When the end of the buffer is reached, the device will continue reading
back at the beginning of the buffer. A low-to-high transition on the CS pin will terminate the
read operation and tri-state the SO pin.
4
AT45DB011B
1984J–DFLASH–06/06
相关PDF资料 |
PDF描述 |
|---|---|
| AISM-1812-680K-T | INDUCTOR CHIP 68UH 130MA SMD |
| T95Y476K6R3CSAL | CAP TANT 47UF 6.3V 10% 2910 |
| IXDN409SI | IC MOSFET DRVR 9A LOSIDE 8-SOIC |
| SDR0403-330KL | INDUCTOR POWER 33UH 0.64A 0403 |
| 395-072-541-204 | CARD EDGE 72POS DL .100X.200 BLK |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AT45DB011D | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:1-megabit 2.7-volt Minimum DataFlash |
| AT45DB011D_07 | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:1-megabit 2.7-volt DataFlash |
| AT45DB011D_08 | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:1-megabit 2.7-volt Minimum DataFlash |
| AT45DB011D_09 | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:1-megabit 2.7-volt Minimum DataFlash |
| AT45DB011D-DWF | 制造商:Adesto Technologies Corporation 功能描述:1M DATAFLASH, 8-UDFN,IND,GRN,NIPDAU - 1MB, DATAFLASH, WAFER, - Gel-pak, waffle pack, wafer, diced wafer on film 制造商:Adesto Technologies Corporation 功能描述:DIE/WAFER FLASH 1MBIT 66MHZ |
发布紧急采购，3分钟左右您将得到回复。