参数资料
型号: AT89C51AC3-SLSIM
厂商: Atmel
文件页数: 66/140页
文件大小: 0K
描述: IC 8051 MCU FLASH 64K 44PLCC
标准包装: 27
系列: 89C
核心处理器: 8051
芯体尺寸: 8-位
速度: 60MHz
连通性: UART/USART
外围设备: POR,PWM,WDT
输入/输出数: 36
程序存储器容量: 64KB(64K x 8)
程序存储器类型: 闪存
EEPROM 大小: 2K x 8
RAM 容量: 2.25K x 8
电压 - 电源 (Vcc/Vdd): 3 V ~ 5.5 V
数据转换器: A/D 8x10b
振荡器型: 外部
工作温度: -40°C ~ 85°C
封装/外壳: 44-LCC(J 形引线)
包装: 管件
2009 Microchip Technology Inc.
DS70286C-page 29
dsPIC33FJXXXGPX06/X08/X10
3.6.1
MULTIPLIER
The 17-bit x 17-bit multiplier is capable of signed or
unsigned operation and can multiplex its output using a
scaler to support either 1.31 fractional (Q31) or 32-bit
integer results. Unsigned operands are zero-extended
into the 17th bit of the multiplier input value. Signed
operands are sign-extended into the 17th bit of the
multiplier input value. The output of the 17-bit x 17-bit
multiplier/scaler
is
a
33-bit
value
which
is
sign-extended to 40 bits. Integer data is inherently
represented as a signed two’s complement value,
where the Most Significant bit (MSb) is defined as a
sign bit. Generally speaking, the range of an N-bit two’s
complement integer is -2N-1 to 2N-1 - 1. For a 16-bit
integer, the data range is -32768 (0x8000) to 32767
(0x7FFF) including 0. For a 32-bit integer, the data
range
is
-2,147,483,648
(0x8000 0000)
to
2,147,483,647 (0x7FFF FFFF).
When the multiplier is configured for fractional
multiplication, the data is represented as a two’s
complement fraction, where the MSb is defined as a
sign bit and the radix point is implied to lie just after the
sign bit (QX format). The range of an N-bit two’s
complement fraction with this implied radix point is -1.0
to (1 - 21-N). For a 16-bit fraction, the Q15 data range is
-1.0 (0x8000) to 0.999969482 (0x7FFF) including 0
and has a precision of 3.01518x10-5. In Fractional
mode, the 16 x 16 multiply operation generates a 1.31
product which has a precision of 4.65661 x 10-10.
The same multiplier is used to support the MCU
multiply instructions which include integer 16-bit
signed, unsigned and mixed sign multiplies.
The MUL instruction may be directed to use byte or
word sized operands. Byte operands will direct a 16-bit
result, and word operands will direct a 32-bit result to
the specified register(s) in the W array.
3.6.2
DATA ACCUMULATORS AND
ADDER/SUBTRACTER
The
data
accumulator
consists
of
a
40-bit
adder/subtracter with automatic sign extension logic. It
can select one of two accumulators (A or B) as its
pre-accumulation
source
and
post-accumulation
destination. For the ADD and LAC instructions, the data
to be accumulated or loaded can be optionally scaled
via the barrel shifter prior to accumulation.
3.6.2.1
Adder/Subtracter, Overflow and
Saturation
The adder/subtracter is a 40-bit adder with an optional
zero input into one side, and either true, or complement
data into the other input. In the case of addition, the
Carry/Borrow input is active-high and the other input is
true data (not complemented), whereas in the case of
subtraction, the Carry/Borrow input is active-low and
the other input is complemented. The adder/subtracter
generates Overflow Status bits, SA/SB and OA/OB,
which are latched and reflected in the STATUS
register:
Overflow from bit 39: this is a catastrophic
overflow in which the sign of the accumulator is
destroyed.
Overflow into guard bits 32 through 39: this is a
recoverable overflow. This bit is set whenever all
the guard bits are not identical to each other.
The adder has an additional saturation block which
controls accumulator data saturation, if selected. It
uses the result of the adder, the Overflow Status bits
described above and the SAT<A:B> (CORCON<7:6>)
and ACCSAT (CORCON<4>) mode control bits to
determine when and to what value to saturate.
Six STATUS register bits have been provided to
support saturation and overflow; they are:
1.
OA:
AccA overflowed into guard bits
2.
OB:
AccB overflowed into guard bits
3.
SA:
AccA saturated (bit 31 overflow and saturation)
or
AccA overflowed into guard bits and saturated
(bit 39 overflow and saturation)
4.
SB:
AccB saturated (bit 31 overflow and saturation)
or
AccB overflowed into guard bits and saturated
(bit 39 overflow and saturation)
5.
OAB:
Logical OR of OA and OB
6.
SAB:
Logical OR of SA and SB
The OA and OB bits are modified each time data
passes through the adder/subtracter. When set, they
indicate that the most recent operation has overflowed
into the accumulator guard bits (bits 32 through 39).
The OA and OB bits can also optionally generate an
arithmetic
warning
trap
when
set
and
the
corresponding Overflow Trap Flag Enable bits (OVATE,
OVBTE) in the INTCON1 register (refer to Section 7.0
“Interrupt Controller”) are set. This allows the user to
take immediate action, for example, to correct system
gain.
相关PDF资料
PDF描述
AT89C51CC03C-RLRIM IC 8051 MCU FLASH 64K 44VQFP
AT89C51ED2-SMRUM IC MCU FLASH 8051 64K 5V 68PLCC
AT89C51IC2-RLRUM IC 8051 MCU 32K FLASH 44-VQFP
AT89C51ID2-RLRIM IC MCU FLASH 8051 64K 5V 44-VQFP
AT89C51RC-24PU IC MCU 32K FLASH 24MHZ 40-DIP
相关代理商/技术参数
参数描述
AT89C51AC3-SLSUM 功能描述:8位微控制器 -MCU C51AC3 64K FLASHADC EEP 5V RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
AT89C51CAEAI-TISUM 制造商:Atmel Corporation 功能描述:
AT89C51CC01 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:Enhanced 8-bit Microcontroller with CAN Controller and Flash Memory
AT89C51CC01CA-RLTUM 功能描述:8位微控制器 -MCU CAN Bootloader CAN RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
AT89C51CC01CA-SLSUM 功能描述:8位微控制器 -MCU Bootloader CAN RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT