参数资料
型号: AT89LP828-20JU
厂商: Atmel
文件页数: 142/149页
文件大小: 0K
描述: MCU 8051 8K FLASH SPI 32PLCC
产品培训模块: MCU Product Line Introduction
标准包装: 32
系列: 89LP
核心处理器: 8051
芯体尺寸: 8-位
速度: 20MHz
连通性: SPI,UART/USART
外围设备: 欠压检测/复位,POR,PWM,WDT
输入/输出数: 30
程序存储器容量: 8KB(8K x 8)
程序存储器类型: 闪存
EEPROM 大小: 1K x 8
RAM 容量: 768 x 8
电压 - 电源 (Vcc/Vdd): 2.4 V ~ 5.5 V
振荡器型: 内部
工作温度: -40°C ~ 85°C
封装/外壳: 32-LCC(J 形引线)
包装: 管件
92
3654A–MICRO–8/09
AT89LP428/828
Figure 17-1. SPI Block Diagram
The interconnection between master and slave CPUs with SPI is shown in Figure 17-2. The four
pins in the interface are Master-In/Slave-Out (MISO), Master-Out/Slave-In (MOSI), Shift Clock
(SCK), and Slave Select (SS). The SCK pin is the clock output in master mode, but is the clock
input in slave mode. The MSTR bit in SPCR determines the directions of MISO and MOSI. Also
notice that MOSI connects to MOSI and MISO to MISO. By default SS/P1.4 is an input to both
master and slave devices.
In slave mode, SS must be driven low to select an individual device as a slave. When SS is held
low, the SPI is activated, and MISO becomes an output if configured by the user. All other pins
are inputs. When SS is driven high, all pins are inputs, and the SPI is passive, which means that
it will not receive incoming data. Note that the SPI logic will be reset once the SS pin is driven
high. The SS pin is useful for packet/byte synchronization to keep the slave bit counter synchro-
nous with the master clock generator. When the SS pin is driven high, the SPI slave will
immediately reset the send and receive logic, and drop any partially received data in the Shift
Register.The slave may ignore SS by setting its SSIG bit in SPSR. When SSIG = 1, the slave is
always enabled and operates in 3-wire mode. However, the slave output on MISO may still be
disabled by setting DISSO=1.
Oscillator
8-bit Shift Register
Read Data Buffer
Pin
Control
Logic
SPI Control
SPI Status Register
SPI Interrupt
Request
Internal
Data Bus
Select
SPI Clock (Master)
Divider
÷4/÷8/÷32/÷64
SPI Control Register
8
SPIF
WCOL
SPR1
MSTR
TSCK
Clock
Logic
MSB
S
M
SPE
DORD
MSTR
CPOL
CPHA
SPR1
SPR0
MSTR
SPE
DORD
LSB
S
M
S
MISO
P1.6
MOSI
P1.5
SCK
1.7
SS
P1.4
SPR0
SPE
Write Data Buffer
MODF
TXE
ENH
TSCK
0
1
T1 OVF
DISSO
SSIG
相关PDF资料
PDF描述
VI-B21-IX-F4 CONVERTER MOD DC/DC 12V 75W
VI-B21-IX-F3 CONVERTER MOD DC/DC 12V 75W
VI-B21-IX-F1 CONVERTER MOD DC/DC 12V 75W
ADG508FBRN IC MULTIPLEXER 8X1 16SOIC
VI-B21-IW-F4 CONVERTER MOD DC/DC 12V 100W
相关代理商/技术参数
参数描述
AT89LP828-20MH 功能描述:8位微控制器 -MCU Single Cycle 8051 8K ISP Flash 2.4V-5.5V RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
AT89LP828-20PU 功能描述:8位微控制器 -MCU Single Cycle 8051 8K ISP Flash 2.4V-5.5V RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
AT89LP828-AU 功能描述:8位微控制器 -MCU Single-Cycle 8051 8K ISP Flash, 2.4-5.5V RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
AT89LP828-JU 功能描述:8位微控制器 -MCU Single-Cycle 8051 8K ISP Flash, 2.4-5.5V RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
AT89LP828-PU 功能描述:8位微控制器 -MCU Single-Cycle 8051 8K ISP Flash, 2.4-5.5V RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT