参数资料
| 型号： | ATTINY15L-1PU |
| 厂商： | Atmel |
| 文件页数： | 39/85页 |
| 文件大小： | 0K |
| 描述： | IC MCU AVR 1K FLASH 1.6MHZ 8-DIP |
| 标准包装： | 50 |
| 系列： | AVR® ATtiny |
| 核心处理器： | AVR |
| 芯体尺寸： | 8-位 |
| 速度： | 1.6MHz |
| 外围设备： | 欠压检测/复位，POR，PWM，WDT |
| 输入/输出数： | 6 |
| 程序存储器容量： | 1KB（512 x 16） |
| 程序存储器类型： | 闪存 |
| EEPROM 大小： | 64 x 8 |
| 电压 - 电源 (Vcc/Vdd)： | 2.7 V ~ 5.5 V |
| 数据转换器： | A/D 4x10b |
| 振荡器型： | 内部 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 8-DIP（0.300"，7.62mm） |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页当前第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页
44
ATtiny15L
1187H–AVR–09/07
the ADC is switched on by setting the ADEN bit in ADCSR. The prescaler keeps running
for as long as the ADEN bit is set, and is continuously reset when ADEN is low.
When initiating a conversion by setting the ADSC bit in ADCSR, the conversion starts at
the following rising edge of the ADC clock cycle. If differential channels are selected, the
conversion will only start at every other rising edge of the ADC clock cycle after ADEN
was set.
A normal conversion takes 13 ADC clock cycles. In certain situations, the ADC needs
more clock cycles to perform initialization and minimize offset errors. These extended
conversions take 25 ADC clock cycles and occur as the first conversion after one of the
following events:
The ADC is switched on (ADEN in ADCSR is set).
The voltage reference source is changed (the REFS1..0 bits in ADMUX change
value).
A differential channel is selected (MUX2 in ADMUX is “1”). Note that subsequent
conversions on the same channel are not extended conversions.
The actual sample-and-hold takes place 1.5 ADC clock cycles after the start of a normal
conversion and 13.5 ADC clock cycles after the start of an extended conversion. When
a conversion is complete, the result is written to the ADC Data Registers, and ADIF is
set. In Single Conversion mode, ADSC is cleared simultaneously. The software may
then set ADSC again, and a new conversion will be initiated on the first rising ADC clock
edge. In Free Running mode, a new conversion will be started immediately after the
conversion completes while ADSC remains high. Using Free Running mode and an
ADC clock frequency of 200 kHz gives the lowest conversion time, 65 s, equivalent to
15 kSPS. For a summary of conversion times, see Table 18.
Figure 27. ADC Timing Diagram, First Conversion (Single Conversion Mode)
Sign and MSB of Result
LSB of Result
ADC Clock
ADSC
Sample & Hold
ADIF
ADCH
ADCL
Cycle Number
ADEN
1
212
13
14
15
16
17
18
19
20
21
22
23
24
25
1
2
Extended Conversion
Next
Conversion
3
MUX and REFS
Update
MUX and REFS
Update
Conversion
Complete
相关PDF资料 |
PDF描述 |
|---|---|
| ATTINY11-6SU | IC MCU AVR 1K FLASH 6MHZ 8-SOIC |
| MP2-HS024-42 | CONN SHROUD 2-FB 24POS 4ROW |
| ATTINY11-6PU | IC MCU AVR 1K FLASH 6MHZ 8-DIP |
| HM2H08P1LF | HM2H08P1LF SHROUD STYLE B LF |
| HM2H08P109LF | HM2H08P109LF SHROUD STYLE B LF |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ATTINY15L-1SC | 功能描述:8位微控制器 -MCU AVR 1K FLASH 64B EE ADC 3V 1.6MHZ RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| ATTINY15L-1SC SL383 | 制造商:Atmel Corporation 功能描述:MCU 8-Bit ATtiny AVR RISC 1KB Flash 3.3V/5V 8-Pin SOIC EIAJ T/R |
| ATTINY15L-1SI | 功能描述:8位微控制器 -MCU AVR 1K FLASH 64B EE ADC 3V 1.6MHZ RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| ATTINY15L-1SI SL383 | 制造商:Atmel Corporation 功能描述:MCU 8-bit ATtiny AVR RISC 1KB Flash 3.3V/5V 8-Pin SOIC EIAJ T/R |
| ATTINY15L-1SITRSL#QS309 | 制造商:Atmel Corporation 功能描述:ATLATTINY15L-1SITRSL#QS309 PGMD FOR AAPL |
发布紧急采购，3分钟左右您将得到回复。