- 您现在的位置：买卖IC网 > PDF目录373030 > BT864AKPF Color Encoder Circuit PDF资料下载
参数资料
| 型号： | BT864AKPF |
| 英文描述： | Color Encoder Circuit |
| 中文描述： | 颜色编码器电路 |
| 文件页数： | 16/76页 |
| 文件大小： | 1050K |
| 代理商： | BT864AKPF |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页当前第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页
1.0 Circuit Description
Bt864A/865A
1.4 HSYNC* Timing
YCrCb to NTSC/PAL Digital Video Encoder
1-6
Conexant
100138B
1.4 HSYNC* Timing
1.4.1 Master Mode
There are two HSYNC* timing modes in master mode; default mode and variable
HSYNC* timing mode. The variable HSYNC* timing mode is enabled by setting
ADJHSYNC high. This mode allows the user to specify the placement of the
falling and rising edges of HSYNC* by using the HSYNCF and HSYNCR
registers, respectively. The values of registers HSYNCF and HSYNCR
correspond to the pixel count of the internal pixel counter (see
Figure 1-3
).
HSYNCF and HSYNCR cannot be zero and cannot be equal. Values must also be
less than or equal to the total horizontal resolution given in
Table 1-2
. If the
internal pixel counter resets before the rising edge occurs, the part will not
automatically reset, but will wait until the pixel counter reaches the specified
HSYNCR value. The placement of the analog horizontal sync pulse is fixed
relative to the internal pixel counter, therefore when the rising and falling edges of
HSYNC* are moved, the pipeline delay between the HSYNC* pulse and the
analog horizontal sync pulse is altered. In this mode, the pipeline delay from
HSYNC* to analog sync out is 40–(2*HSYNCF) if SYNCDLY = 0, and
41–(2*HSYNCF) if SYNCDLY = 1. In the default HSYNC* timing mode, the
placement of the edges of the HSYNC* pulse are fixed, with the exception of the
one clock delay available through the register SYNCDLY. In this mode, the
pipeline delay from HSYNC* to analog sync out is 40 clocks if SYNCDLY = 0,
and 41 clocks if SYNCDLY = 1. In the default mode, the delay from internal
horizontal pixel counter reset to the falling edge of HSYNC* is 2 clocks.
相关PDF资料 |
PDF描述 |
|---|---|
| BT865AKPF | Color Encoder Circuit |
| BT867KPF | Color Encoder Circuit |
| BT867KPJ | Color Encoder Circuit |
| BT8920EPJ | Analog-to-Digital Converter， 16-Bit |
| BT8920EPJ600 | Analog-to-Digital Converter， 16-Bit |
相关代理商/技术参数 |
参数描述 |
|---|---|
| BT864AKRF | 制造商:CONEXANT 制造商全称:CONEXANT 功能描述:YCrCb to NTSC/PAL Digital Video Encoder |
| BT864KPF | 制造商:BT 功能描述:COLOR SIGNAL ENCODER, PQFP52 |
| BT864KPF-ES1 | 制造商:BT 功能描述:864KPF-ES1 |
| BT865A | 制造商:CONEXANT 制造商全称:CONEXANT 功能描述:High Performance YCrCb to NTSC/PAL Digital Video Encoders |
| BT865AKPF | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Color Encoder Circuit |
发布紧急采购，3分钟左右您将得到回复。