- 您现在的位置：买卖IC网 > PDF目录236588 > BU-61559D1-100Q (DATA DEVICE CORP) 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP78 PDF资料下载
参数资料
| 型号： | BU-61559D1-100Q |
| 厂商： | DATA DEVICE CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP78 |
| 封装： | 45.70 X 53.30 MM, 5.30 MM HEIGHT, CERAMIC, DDIP-78 |
| 文件页数： | 18/32页 |
| 文件大小： | 438K |
| 代理商： | BU-61559D1-100Q |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
25
Data Device Corporation
www.ddc-web.com
BU-61559 Series
E-03/06-0
Logic +5V Supply
+5V Logic
14
27
Logic Ground
Logic Gnd
21
78
CH. A -15V/-12V Supply
-15/-12VA
39
42
CH. A +5V Supply
+5VA
77
43
CH. A Transceiver Ground
GndA
38
44
CH. B -15V/-12V Supply
-15/-12VB
18
35
CH. B +5V Supply
+5VB
58
36
CH. B Transceiver Ground
GndB
19
37
SIGNAL NAME
PIN NO.
DESCRIPTION
DIP FLAT
POWER AND GROUND (8)
16-bit bidirectional data bus. This bus is
used for interfacing the host processor
to the internal registers and 8K words of
RAM. In addition, in the transparent
mode, this bus allows data transfers to
take place between the internal proto-
col/memory management logic and up
to 64K X 16 of external RAM. Most of
the time, the outputs for D15 through D0
are in their high impedance state. They
drive outward when the host CPU reads
the internal RAM or registers, or when
the protocol /memory management logic
is accessing (either reading or writing)
internal RAM or writing to external RAM
when in the transparent mode. D15-D0
assume their high-impedance states fol-
lowing power turn-on reset.
D15 (MSB)
48
16
D14
8
15
D13
47
14
D12
7
13
D11
46
12
D10
6
11
D9
45
10
D8
5
9
D7
44
8
D6
4
7
D5
43
6
D4
3
5
D3
42
4
D2
2
3
D1
41
2
D0 (LSB)
1
SIGNAL NAME
DESCRIPTION
DIP FLAT
DATA BUS (16)
16-bit bidirectional address bus. In both
the buffered and transparent modes, the
host CPU accesses the BU-61559 reg-
isters and 8K words of internal RAM by
means of A12 through A0. In the trans-
parent mode, A15-A0 drive outward
(towards the CPU) in order for the 1553
protocol/memory management logic to
access up to 64K X 16 of external RAM.
Most of the time, including immediately
after power turn-on RESET, the A15-A0
outputs will be in their disabled (high
impedance) state.
A15 (MSB)
29
62
A14
67
63
A13
28
64
A12
66
65
A11
27
66
A10
65
67
A9
26
68
A8
64
69
A7
25
70
A6
63
71
A5
24
72
A4
62
73
A3
23
74
A2
61
75
A1
22
76
A0 (LSB)
60
77
SIGNAL NAME
DESCRIPTION
DIP FLAT
ADDRESS BUS (16)
TABLE 7. SIGNAL DESCRIPTIONS BY FUNCTIONAL GROUPS
相关PDF资料 |
PDF描述 |
|---|---|
| BU-61559D1-120Q | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP78 |
| BU-61559D2-150K | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP78 |
| BU-61559D2-440 | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP78 |
| BU-61559D2-480K | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP78 |
| BU-61559D2-820S | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP78 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| BU-61580 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:MIL-STD-1553 Components |ACE |
| BU-61580G1-100 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:MIL-STD-1553/ARINC Bus Controller/RTU |
| BU-61580G1-110 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:MIL-STD-1553/ARINC Bus Controller/RTU |
| BU-61580G1-120 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:MIL-STD-1553/ARINC Bus Controller/RTU |
| BU-61580G1-200 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:MIL-STD-1553/ARINC Bus Controller/RTU |
发布紧急采购，3分钟左右您将得到回复。