- 您现在的位置：买卖IC网 > PDF目录236588 > BU-61559D1-100Q (DATA DEVICE CORP) 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP78 PDF资料下载
参数资料
| 型号： | BU-61559D1-100Q |
| 厂商： | DATA DEVICE CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP78 |
| 封装： | 45.70 X 53.30 MM, 5.30 MM HEIGHT, CERAMIC, DDIP-78 |
| 文件页数： | 2/32页 |
| 文件大小： | 438K |
| 代理商： | BU-61559D1-100Q |
第1页当前第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
10
Data Device Corporation
www.ddc-web.com
BU-61559 Series
E-03/06-0
BC MESSAGE BLOCK FORMATS
In BC mode, the BU-61559 supports all MIL-STD-1553B mes-
sage formats. For each 1553B message format, the BU-61559
mandates a specific sequence of words within the BC Message
Block. This includes locations for the Control, Command, and
(transmitted) Data Words that are loaded by the host processor
to be read from RAM by the BC protocol logic. In addition, sub-
sequent contiguous locations must be allocated for storage of
received Loopback, RT Status, and Data Words. FIGURE 13
illustrates the organization of the BC message blocks for the var-
ious MIL-STD-1553B message formats. Note that for all of the
message formats, the BC Control Word is located in the first
location of the message block.
BC INTERRUPTS
In BC mode, the host processor may be interrupted after every
BC message (EOM interrupt), after the entire message frame
has been processed (BC END OF FRAME interrupt), after erro-
neous messages (FORMAT ERROR interrupt), after a Status
Word address mismatch or “unexpected” Status Word bit values
(STATUS SET interrupt) and/or after the Time Tag Register has
rolled over. The user has the further option of programming the
BC for stop-on-error operation. Alternatively, the host processor
may determine if the current message frame has been complet-
ed by polling the contents of either the Interrupt Status Register
or the Stack Pointer or Message Count RAM locations.
BC DESCRIPTOR STACK
The host processor may determine the status of individual mes-
sages by reading the first two locations of the respective descrip-
tor block. The first location within the descriptor block contains
the Block Status Word. In BC mode, the Block Status Word con-
tains information relating to whether the message is in progress
or has been completed, which bus channel it was transmitted on
and whether there were any errors in the message.
The second location contains the Time Tag Word. The current
value of the internal Time Tag Register is written to the Time Tag
Word during both the BC Start-of-Message (SOM) and End-of-
Message (EOM) transfer sequences.
The third location of the BC Message Block Descriptor is
RESERVED (not used). The fourth location is used to store the
MESSAGE BLOCK ADDRESS Word. The MESSAGE BLOCK
ADDRESS must be loaded by the host processor before the
message is processed. It is then used as a pointer by the BU-
61559 memory management logic for accessing the start of the
respective Message Block.
The two other fixed locations in the shared RAM address space
that must be initialized by the host processor for BC mode are
the Stack Pointer and Message Counter locations. The Stack
Pointers are located in address locations 0100 (for Area A) and
0104 (for Area B). The Stack Pointer should be initialized to point
to the first word of the Message Block Descriptor (Block Status
Word) for the first message to be processed. The Message
Counters are located in addresses 0101 (for Area A) and 0105
(for Area B). The Active Area Message Counter must be pre-
loaded by the host processor with the ones complement of the
number of messages to be processed (e.g., FFFE represents a
message count of 1). The Message Counter is incremented by
one following each BC message processed.
FIGURE 13. BC MESSAGE BLOCK FORMATS
相关PDF资料 |
PDF描述 |
|---|---|
| BU-61559D1-120Q | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP78 |
| BU-61559D2-150K | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP78 |
| BU-61559D2-440 | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP78 |
| BU-61559D2-480K | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP78 |
| BU-61559D2-820S | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP78 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| BU-61580 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:MIL-STD-1553 Components |ACE |
| BU-61580G1-100 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:MIL-STD-1553/ARINC Bus Controller/RTU |
| BU-61580G1-110 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:MIL-STD-1553/ARINC Bus Controller/RTU |
| BU-61580G1-120 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:MIL-STD-1553/ARINC Bus Controller/RTU |
| BU-61580G1-200 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:MIL-STD-1553/ARINC Bus Controller/RTU |
发布紧急采购，3分钟左右您将得到回复。