- 您现在的位置：买卖IC网 > PDF目录223464 > BU-64703B4-300 (DATA DEVICE CORP) 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CBGA80 PDF资料下载
参数资料
| 型号： | BU-64703B4-300 |
| 厂商： | DATA DEVICE CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CBGA80 |
| 封装： | CERAMIC, BGA-80 |
| 文件页数： | 35/48页 |
| 文件大小： | 405K |
| 代理商： | BU-64703B4-300 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页当前第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页
40
Data Device Corporation
www.ddc-web.com
BU-64703
D-03/06-0
DESCRIPTION
Busy. If this input is asserted low, the Busy bit will be set to logic "1" in the SSRT Mark3's Status Word. If the Busy bit in
the status word is logic "1", the SSRT Mark3 will not transmit any data words, except for a Transmit last command or
Transmit BIT word mode command. For a receive command, if the SSRT Mark3 is Busy, it will still transfer data words to
the external system (although these transfers may be blocked by means of external logic).
Subsystem Flag. If this input is asserted low, the Subsystem Flag bit will be set in the SSRT Mark3's Status Word.
BUSY (I)
SSFLAG (I)
61
37
SIGNAL
TABLE 13. RT STATUS WORD INPUTS
Illegal. Input to the SSRT Mark3 that is sampled after the Command Word transfer. A logic "0" will cause the Message
Error bit in the status response to be set (logic "1"), while a logic "1" on this input will have no effect on the Message Error
bit.
ILLEGAL (I)
68
PIN
Service Request. When this input is logic "0", the Service request bit in the SSRT Mark3's status word will be logic "1".
When this input is logic "1", the Service request bit in the SSRT Mark3's status word will be logic "0".
SRV_RQST (I)
66
DESCRIPTION
Remote Terminal Fail. This two-state output signal will be asserted low following a failure of the built-in self-test performed
following power turn-on or as the result of the receipt of an Initiate self-test mode command. The built-in off-line self-test
includes tests of the Manchester encoder and decoders, transmitter failsafe timer, and RT protocol logic.
In addition, RTFAIL will be asserted low following a failure of the on-line loop test for any non-broadcast message. The on-
line loop test verifies the validity of the received version of all transmitted words (sync, Manchester encoding, bit count,
parity), and includes a bit-by-bit comparison and verification of the last transmitted word.
If asserted to logic "0", RTFAIL will clear to logic "1" when the SSRT Mark3 begins transmission of its status word in
response to a subsequent valid non-broadcast message.
Message Error. Active low level two-state output signal used to flag to the external system that there was a message
error on the 1553 bus communication (word, gap, or word count error) for a particular message. This output goes low
upon detecting the error and is reset following the receipt of the next valid command word (to the RT) from the 1553 bus,
or if MSTCLR is asserted low. If this output goes low, all further servicing of the current message is aborted.
Good Block Received. Low level two-state output pulse (2 clock cycles wide) that is used to indicate to the external system
that a valid, legal, non-mode receive command with the correct number of valid data words has been received and trans-
ferred to the external system.
For non-burst mode, this pulse will occur after the last data word is transferred. Assuming a DTREQ-to-DTGRT time of 0,
this will be approximately 4 s following the mid-parity bit crossing of the last received data word.
For burst mode, the GBR pulse will begin synchronous with the rising edge of DTACK at the end of the burst write transfer.
RTFAIL (O)
MSG_ERR (O)
GBR (O)
64
34
67
SIGNAL
TABLE 14. RT ACTIVITY AND MESSAGE STATUS INDICATORS
RT Active. This signal will be low (logic "0") following power turn-on, and when the SSRT Mark3 is reading its Auto-config-
ure word or is performing its internal self-test. After the self-test passes, or if the Auto-configure option is not used, or if
Auto-configure is used but bit 5 of the Auto-configure word is logic "1" (meaning for the RT to always go online), RTAC-
TIVE will then transition to logic "1". When this occurs, the SSRT Mark3 will begin processing messages over the 1553
bus.
If Auto-configure is enabled, and bit 5 of the Auto-configure word is logic "0" and the self-test fails, then RTACTIVE will
remain at logic "0". In this case, the SSRT Mark3 will remain offline and not process any 1553 messages.
A failed self test will cause RTFAIL_L to be asserted low (logic "0").
If the auto-configure option is used, the external system should enable the configuration bits on D5-D0 when RTACTIVE
and DTACK are both outputting logic "0".
RTACTIVE (O)
62
PIN
In-command. This two-state output is asserted low whenever a message is being processed by the SSRT Mark3.
INCMD
32
相关PDF资料 |
PDF描述 |
|---|---|
| BU-64703B9-300 | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CBGA80 |
| BU-65551M2-300 | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, XMA68 |
| BU-65550M1-300 | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, XMA68 |
| BU-66318G0-110 | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, PQFP208 |
| BU2294AF | 67.735842 MHz, OTHER CLOCK GENERATOR, PDSO8 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| BU-65-0 | 功能描述:测试电夹 ALLIGATOR CLIP BLK RoHS:否 制造商:Pomona Electronics 类型:Minigrabber clip 颜色:Black |
| BU65-0 | 制造商:MUELLER ELECTRIC CO. 功能描述: 制造商:Mueller Electric Company 功能描述: |
| BU-651-0 | 功能描述:测试电夹 Black Shrouded Small RoHS:否 制造商:Pomona Electronics 类型:Minigrabber clip 颜色:Black |
| BU-651-2 | 功能描述:测试电夹 Red Shrouded Small A RoHS:否 制造商:Pomona Electronics 类型:Minigrabber clip 颜色:Black |
| BU65170G0-100 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Interface IC |
发布紧急采购，3分钟左右您将得到回复。