参数资料
型号: BU9847GUL-WE2
厂商: Rohm Semiconductor
文件页数: 17/27页
文件大小: 0K
描述: IC EEPROM 4KBIT 2WIRE VCSP50L1
标准包装: 3,000
格式 - 存储器: EEPROMs - 串行
存储器类型: EEPROM
存储容量: 4K (512 x 8)
速度: 400kHz
接口: I²C,2 线串口
电源电压: 1.7 V ~ 5.5 V
工作温度: -40°C ~ 85°C
封装/外壳: 6-UFBGA,CSPBGA
供应商设备封装: VCSP50L1
包装: 带卷 (TR)
BU9847GUL-W (4Kbit)
Datasheet
● WP valid timing (write cancel)
WP is usually to “H” or “L”, but when WP is used to cancel write cycle and so forth, pay attention to the following
WP valid timing.
During write cycle execution, in cancel valid area, by setting WP = “H”, write cycle can be cancelled. In both byte write cycle
and page write cycle, the area from the first start condition of command to the rise of clock to taken in D0 of data (in page
write cycle, the first byte data) is cancel invalid area.
WP input in this area becomes don’t care. Set the setup time to rise of D0 taken SCL 100ns or more. The area from the rise
of SCL to take in D0 to the end of internal automatic write (tWR) is cancel valid area. And, when it is set WP = “H” during
tWR, write is ended forcibly, data of address under access is not guaranteed, therefore, write it once again. (Refer to Figure
42.) After execution of forced end by WP, standby status gets in, so there is no need to wait for tWR (5ms at maximum).
·Rise of D0 taken clock
SCL
SCL
·Rise of SDA
SDA
D1
D0
ACK
SDA
D0
ACK
Enlarged view
Enlarged view
A
A
C Word
C D7 D6 D5 D4 D3 D2 D1 D0
K address K
SDA
S
T Slave
A
R address L L
T
A
C
K
L
Data
A
C
K
L
S
T
O
P
tWR
WP
WP cancel invalid area
WP cancel valid area
Data is not written
Write forced end
Data not guaranteed
Figure 42. WP valid timing
● Command cancel by start condition and stop condition
During command input, by continuously inputting start condition and stop condition, command can be cancelled.
(Refer to Figure 43.)
However, in ACK output area and during data read, SDA bus may output “L”, and in this case, start condition and stop
condition cannot be input, so reset is not available. Therefore, execute software reset. and when command is cancelled by
start, stop condition, during random read cycle, sequential read cycle, or current read cycle, internal setting address is not
determined, therefore, it is not possible to carry out current read cycle in succession. When to carry out read cycle in
succession, carry out random read cycle.
SCL
SDA
1
0
1
0
Start condition
Stop condition
Figure 43. Case of cancel by start, stop condition during slave address input
www.rohm.com
? 2012 ROHM Co., Ltd. All rights reserved.
TSZ22111 ? 15 ? 001
17/24
TSZ02201-0R2R0G100480-1-2
4.SEP.2012 Rev.001
相关PDF资料
PDF描述
BU9880GUL-WE2 IC EEPROM 64KBIT 2WIRE VCSP50L1
BU9882FV-WE2 IC EEPROM 2KBIT 400KHZ 14SSOP
BU9883FV-WE2 IC EEPROM 6KBIT 400KHZ SSOP16
BU9889GUL-WE2 IC EEPROM 8KBIT 2WIRE VCSP50L1
BU9891GUL-WE2 IC EEPROM 4KBIT VCSP T/R
相关代理商/技术参数
参数描述
BU98570CH-3BW 制造商:ROHM 制造商全称:Rohm 功能描述:65,536 Colors 98RGB x 70 STN LCD control driver
BU98582CH-3BW 制造商:ROHM 制造商全称:Rohm 功能描述:65,536 Colors 104RGB x 82 STN LCD control driver
BU98664CH-3BW 制造商:ROHM 制造商全称:Rohm 功能描述:65,536 Colors 132RGB x 164 STN LCD control driver
BU9873F-GTE2 功能描述:Real Time Clock (RTC) IC Clock/Calendar I2C, 2-Wire Serial 8-SOIC (0.173", 4.40mm Width) 制造商:rohm semiconductor 系列:- 包装:剪切带(CT) 零件状态:有效 类型:时钟/日历 特性:警报器,闰年 存储容量:- 时间格式:HH:MM:SS(12/24 小时) 日期格式:YY-MM-DD-dd 接口:I2C,2 线串口 电压 - 电源:1.8 V ~ 5.5 V 电压 - 电源,电池:- 电流 - 计时(最大):1μA ~ 1.35μA @ 3V ~ 5.5V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-SOIC(0.173",4.40mm 宽) 供应商器件封装:8-SOP 标准包装:1
BU9873FJ-GTE2 功能描述:Real Time Clock (RTC) IC Clock/Calendar I2C, 2-Wire Serial 8-SOIC (0.154", 3.90mm Width) 制造商:rohm semiconductor 系列:- 包装:剪切带(CT) 零件状态:有效 类型:时钟/日历 特性:警报器,闰年 存储容量:- 时间格式:HH:MM:SS(12/24 小时) 日期格式:YY-MM-DD-dd 接口:I2C,2 线串口 电压 - 电源:1.8 V ~ 5.5 V 电压 - 电源,电池:- 电流 - 计时(最大):1μA ~ 1.35μA @ 3V ~ 5.5V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-SOIC(0.154",3.90mm 宽) 供应商器件封装:* 标准包装:1