- 您现在的位置：买卖IC网 > PDF目录16573 > BUF20820EVM (Texas Instruments)EVAL MOUDLE FOR BUF20820 PDF资料下载
参数资料
| 型号： | BUF20820EVM |
| 厂商： | Texas Instruments |
| 文件页数： | 26/29页 |
| 文件大小： | 0K |
| 描述： | EVAL MOUDLE FOR BUF20820 |
| 标准包装： | 1 |
| 系列： | * |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页当前第26页第27页第28页第29页
BUF20820
SBOS330E DECEMBER 2005 REVISED OCTOBER 2008
www.ti.com
6
APPLICATIONS INFORMATION
The BUF20820 programmable voltage reference allows
fast and easy adjustment of 18 programmable reference
outputs and two channels for VCOM adjustment, each with
10-bit resolution. It allows very simple, time-efficient
adjustment of the gamma reference and VCOM voltages.
The BUF20820 is programmed through a high-speed,
standard, two-wire interface. The BUF20820 features a
double-register structure for each DAC channel to simplify
the implementation of dynamic gamma control. This
design allows pre-loading of register data and rapid
updating of all channels simultaneously.
Buffers 19 are able to swing to within 200mV of the
positive supply rail, and to within 0.6V of the negative
supply rail. Buffers 1018 are able to swing to within 0.8V
of the positive supply rail and to within 200mV of the
negative supply rail.
The BUF20820 can be powered using an analog supply
voltage from 7V to 18V, and a digital supply from 2V to
5.5V. The digital supply must be applied prior to or
simultaneously with the analog supply to avoid excessive
current and power consumption; damage to the device
may occur if it is left connected only to the analog supply
for extended periods of time. Figure 7 shows the power
supply timing requirements.
V
SD
GND
D
V
S
GND
Digital Supply:
Analog Supply:
t
1: 0s minimum delay between Digital Supply and Analog Supply.
t
1
Figure 7. Power Supply Timing Requirements
Figure 8 shows the BUF20820 in a typical configuration.
In this configuration, the BUF20820 device address is 74h.
The output of each digital-to-analog converter (DAC) is
immediately updated as soon as data are received in the
corresponding register (LD = 0). For maximum dynamic
range, set VREFH = VS 0.2V and VREFL = GND + 0.2V.
TWO-WIRE BUS OVERVIEW
The BUF20820 communicates through an industry-
standard, two-wire interface to receive data in slave mode.
This standard uses a two-wire, open-drain interface that
supports multiple devices on a single bus. Bus lines are
driven to a logic low level only. The device that initiates the
communication is called a master, and the devices
controlled by the master are slaves. The master generates
the serial clock on the clock signal line (SCL), controls the
bus access, and generates the START and STOP
conditions.
To address a specific device, the master initiates a START
condition by pulling the data signal line (SDA) from a HIGH
to a LOW logic level while SCL is HIGH. All slaves on the
bus shift in the slave address byte, with the last bit
indicating whether a read or write operation is intended.
During the 9th clock pulse, the slave being addressed
responds to the master by generating an Acknowledge
and pulling SDA LOW.
Data transfer is then initiated and eight bits of data are sent
followed by an Acknowledge Bit. During data transfer,
SDA must remain stable while SCL is HIGH. Any change
in SDA while SCL is HIGH will be interpreted as a START
or STOP condition.
Once all data have been transferred, the master generates
a STOP condition indicated by pulling SDA from LOW to
HIGH while SCL is HIGH.
The BUF20820 can act only as a slave device; therefore,
it never drives SCL. SCL is only an input for the BUF20820.
Table 1 and Table 2 summarize the address and
command codes, respectively, for the BUF20820.
ADDRESSING THE BUF20820
The address of the BUF20820 is 111010x, where x is the
state of the A0 pin. When the A0 pin is LOW, the device will
acknowledge on address 74h (1110100). If the A0 pin is
HIGH, the device will acknowledge on address 75h
(1110101).
Other valid addresses are possible through a simple mask
change. Contact your TI representative for information.
Table 1. Quick-Reference Table of BUF20820
Addresses
DEVICE/COMPONENT
ADDRESS
BUF20820 Address:
A0 pin is LOW
(device will acknowledge on address 74h)
1110100
A0 pin is HIGH
(device will acknowledge on address 75h)
1110101
Table 2. Quick-Reference Table of Command
Codes
COMMAND
CODE
General Call Reset
Address byte of 00h followed by a data byte
of 06h.
High-Speed Mode
00001xxx, with SCL
≤ 400kHz; where xxx
are bits unique to the Hs-capable master.
This byte is called the Hs master code.
相关PDF资料 |
PDF描述 |
|---|---|
| M1BXA-2436R | IDC CABLE - MSR24A/MC24M/X |
| RBM06DCMT | CONN EDGECARD 12POS .156 WW |
| GBC10DRSN-S273 | CONN EDGECARD 20POS DIP .100 SLD |
| GEM25DTMT-S189 | CONN EDGECARD 50POS R/A .156 SLD |
| SRP7030-R47M | INDUCTOR SHIELDED PWR 0.47UH SMD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| BUF22821 | 制造商:TI 制造商全称:Texas Instruments 功能描述:Programmable Gamma-Voltage Generator and VCOM Calibrator with Integrated Two-Bank Memory |
| BUF22821AIDCPR | 功能描述:LCD Gamma缓冲器 Prgrmbl Gam-Vltg Gen & Vcom Calibrator RoHS:否 制造商:Maxim Integrated 输入补偿电压: 转换速度: 电源电压-最大:20 V 电源电压-最小:9 V 电源电流: 最大功率耗散: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:TQFN-38 封装:Tube |
| BUF22821EVM | 功能描述:放大器 IC 开发工具 BUF22821EVM Eval Mod RoHS:否 制造商:International Rectifier 产品:Demonstration Boards 类型:Power Amplifiers 工具用于评估:IR4302 工作电源电压:13 V to 23 V |
| BUF22821EVM-USB | 功能描述:放大器 IC 开发工具 BUF22821 Eval board Mod RoHS:否 制造商:International Rectifier 产品:Demonstration Boards 类型:Power Amplifiers 工具用于评估:IR4302 工作电源电压:13 V to 23 V |
| BUF298AF | 制造商:未知厂家 制造商全称:未知厂家 功能描述:TRANSISTOR | BJT POWER MODULE | INDEPENDENT | 450V V(BR)CEO | 50A I(C) |
发布紧急采购，3分钟左右您将得到回复。