- 您现在的位置：买卖IC网 > PDF目录298893 > BX80552651 (INTEL CORP) 32-BIT, 3400 MHz, MICROPROCESSOR, PBGA775 PDF资料下载
参数资料
| 型号： | BX80552651 |
| 厂商： | INTEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 3400 MHz, MICROPROCESSOR, PBGA775 |
| 封装： | FLIP CHIP, LGA-775 |
| 文件页数： | 81/108页 |
| 文件大小： | 3283K |
| 代理商： | BX80552651 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页当前第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页
76
Datasheet
Land Listing and Signal Descriptions
SMI#
Input
SMI# (System Management Interrupt) is asserted asynchronously by system
logic. On accepting a System Management Interrupt, the processor saves the
current state and enter System Management Mode (SMM). An SMI
Acknowledge transaction is issued, and the processor begins program
execution from the SMM handler.
If SMI# is asserted during the de-assertion of RESET#, the processor will tri-
state its outputs.
STPCLK#
Input
STPCLK# (Stop Clock), when asserted, causes the processor to enter a low
power Stop-Grant state. The processor issues a Stop-Grant Acknowledge
transaction, and stops providing internal clock signals to all processor core units
except the FSB and APIC units. The processor continues to snoop bus
transactions and service interrupts while in Stop-Grant state. When STPCLK# is
de-asserted, the processor restarts its internal clock to all units and resumes
execution. The assertion of STPCLK# has no effect on the bus clock; STPCLK#
is an asynchronous input.
TCK
Input
TCK (Test Clock) provides the clock input for the processor Test Bus (also
known as the Test Access Port).
TDI
Input
TDI (Test Data In) transfers serial test data into the processor. TDI provides the
serial input needed for JTAG specification support.
TDO
Output
TDO (Test Data Out) transfers serial test data out of the processor. TDO
provides the serial output needed for JTAG specification support.
TESTHI[13:0]
Input
TESTHI[13:0] must be connected to the processor’s appropriate power source
(refer to VTT_OUT_LEFT and VTT_OUT_RIGHT signal description) through a
resistor for proper processor operation. See Section 2.4 for more details.
THERMDA
Other
Thermal Diode Anode. See Section 5.2.7.
THERMDC
Other
Thermal Diode Cathode. See Section 5.2.7.
THERMTRIP#
Output
In the event of a catastrophic cooling failure, the processor will automatically
shut down when the silicon has reached a temperature approximately 20 °C
above the maximum T
C. Assertion of THERMTRIP# (Thermal Trip) indicates the
processor junction temperature has reached a level beyond where permanent
silicon damage may occur. Upon assertion of THERMTRIP#, the processor will
shut off its internal clocks (thus, halting program execution) in an attempt to
reduce the processor junction temperature. To protect the processor, its core
voltage (VCC) must be removed following the assertion of THERMTRIP#.
Driving of the THERMTRIP# signal is enabled within 10 s of the assertion of
PWRGOOD (provided VTTPWRGD, VTT, and VCC are asserted) and is
disabled on de-assertion of PWRGOOD (if VTTPWRGD, VTT, or VCC are not
valid, THERMTRIP# may also be disabled). Once activated, THERMTRIP#
remains latched until PWRGOOD, VTTPWRGD, VTT or VCC is de-asserted.
While the de-assertion of the PWRGOOD, VTTPWRGD, VTT or VCC signal will
de-assert THERMTRIP#, if the processor’s junction temperature remains at or
above the trip level, THERMTRIP# will again be asserted within 10 s of the
assertion of PWRGOOD (provided VTTPWRGD, VTT, and VCC are asserted).
TMS
Input
TMS (Test Mode Select) is a JTAG specification support signal used by debug
tools.
TRDY#
Input
TRDY# (Target Ready) is asserted by the target to indicate that it is ready to
receive a write or implicit writeback data transfer. TRDY# must connect the
appropriate pins/lands of all FSB agents.
TRST#
Input
TRST# (Test Reset) resets the Test Access Port (TAP) logic. TRST# must be
driven low during power on Reset.
VCC
Input
VCC are the power lands for the processor. The voltage supplied to these lands
is determined by the VID[5:0] pins.
VCCA
Input
VCCA provides isolated power for the internal processor core PLLs.
VCCIOPLL
Input
VCCIOPLL provides isolated power for internal processor FSB PLLs.
Table 4-3. Signal Description (Sheet 1 of 9)
Name
Type
Description
相关PDF资料 |
PDF描述 |
|---|---|
| BX80552651T | 32-BIT, 3400 MHz, MICROPROCESSOR, PBGA775 |
| BX80552661 | 32-BIT, 3600 MHz, MICROPROCESSOR, PBGA775 |
| BX80552651T2 | 32-BIT, 3400 MHz, MICROPROCESSOR, PBGA775 |
| BX80552641T | 32-BIT, 3200 MHz, MICROPROCESSOR, PBGA775 |
| BX80552641T2 | 32-BIT, 3200 MHz, MICROPROCESSOR, PBGA775 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| BX80552651T2 | 制造商:Intel 功能描述:P4 651 3.4GHZ LP-BTX 2MB - Boxed Product (Development Kits) |
| BX80552651T2 S L94W | 制造商:Intel 功能描述:MPU Pentium 制造商:Intel 功能描述:MPU Pentium? 4 Processor 651 65nm 3.4GHz 775-Pin FCLGA6 |
| BX80552651T2 S L9KE | 制造商:Intel 功能描述:MPU Pentium |
| BX80552661T2 | 制造商:Intel 功能描述:P4 661 3.6GHZ LP-BTX 2MB - Boxed Product (Development Kits) |
| BX80553915 S L9KB | 制造商:Intel 功能描述: |
发布紧急采购，3分钟左右您将得到回复。