参数资料
型号: C8051F005-TB
厂商: Silicon Laboratories Inc
文件页数: 67/171页
文件大小: 0K
描述: BOARD PROTOTYPING W/C8051F005
标准包装: 1
类型: MCU
适用于相关产品: C8051F005
所含物品:
C8051F000/1/2/5/6/7
C8051F010/1/2/5/6/7
20.2.
PCA Counter/Timer
The 16-bit PCA counter/timer consists of two 8-bit SFRs: PCA0L and PCA0H. PCA0H is the high byte (MSB) of
the 16-bit counter/timer and PCA0L is the low byte (LSB).
Reading PCA0L automatically latches the value of
PCA0H at the same time. By reading the PCA0L Register first, this allows the PCA0H value to be held (at the time
PCA0L was read) until the user reads the PCA0H Register. Reading PCA0H or PCA0L does not disturb the
counter operation. The CPS1 and CPS0 bits in the PCA0MD register select the timebase for the counter/timer as
shown in Table 20.2.
When the counter/timer overflows from 0xFFFF to 0x0000, the Counter Overflow Flag (CF) in PCA0MD is set to
logic 1 and an interrupt request is generated if CF interrupts are enabled. Setting the ECF bit in PCA0MD to logic 1
enables the CF flag to generate an interrupt request. The CF bit is not automatically cleared by hardware when the
CPU vectors to the interrupt service routine, and must be cleared by software. (Note: PCA0 interrupts must be
globally enabled before CF interrupts are recognized. PCA0 interrupts are globally enabled by setting the EA bit
(IE.7) and the EPCA0 bit in EIE1 to logic 1.) Clearing the CIDL bit in the PCA0MD register allows the PCA to
continue normal operation while the microcontroller core is in Idle mode.
Table 20.2. PCA Timebase Input Options
CPS1
CPS0
Timebase
0
System clock divided by 12
0
1
System clock divided by 4
1
0
Timer 0 overflow
1
High-to-low transitions on ECI (max rate = system clock divided by 4)
Figure 20.7. PCA Counter/Timer Block Diagram
PCA0H
PCA0L
PCA0CN
C
F
C
R
C
F
0
C
F
2
C
F
1
C
F
4
C
F
3
SYSCLK/12
SYSCLK/4
Timer 0 Overflow
ECI
00
01
10
11
PCA0MD
C
I
D
L
E
C
F
C
P
S
1
C
P
S
0
Snapshot
Register
To SFR Bus
Overflow
To PCA Interrupt System
IDLE
0
1
CF
PCA0L
read or
write
To PCA Modules
159
Rev. 1.7
相关PDF资料
PDF描述
SK101M250ST CAP ALUM 100UF 250V 20% RADIAL
SLPX472M063E3P3 CAP ALUM 4700UF 63V 20% SNAP
SDR-R SCOTCH CODE REFILL R
C8051F206-TB BOARD PROTOTYPING W/C8051F206
0210490992 CABLE JUMPER 1.25MM .102M 29POS
相关代理商/技术参数
参数描述
C8051F005-TB-K 功能描述:BOARD PROTOTYPING W/C8051F005 制造商:silicon labs 系列:- 零件状态:在售 板类型:评估平台 类型:MCU 8-位 核心处理器:8051 操作系统:- 平台:- 配套使用产品/相关产品:C8051F0xx 安装类型:固定 内容:板 标准包装:1
C8051F006 功能描述:8位微控制器 -MCU 32KB 12ADC RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
C8051F006-GQ 功能描述:8位微控制器 -MCU 32KB 12ADC RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
C8051F006-GQR 功能描述:8位微控制器 -MCU 32KB 12ADC 48Pin MCU Tape and Reel RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
C8051F006R 功能描述:8位微控制器 -MCU C +-12Bit 48Pin RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT