- 您现在的位置：买卖IC网 > PDF目录366628 > C9812DYB Up to 5A ULDO linear regulator PDF资料下载
参数资料
| 型号： | C9812DYB |
| 英文描述： | Up to 5A ULDO linear regulator |
| 中文描述： | CPU系统时钟发生器| SSOP封装| 56PIN |塑料 |
| 文件页数： | 10/18页 |
| 文件大小： | 268K |
| 代理商： | C9812DYB |
Low EMI Clock Generator for Intel
810E Chipset Systems
Cypress Semiconductor Corporation
525 Los Coches St.
Milpitas, CA 95035. Tel: 408-263-6300, Fax: 408-263-6571
http://www.cypress.com
Document#: 38-07053 Rev. **
05/03/01
Page 10 of 18
APPROVED PRODUCT
C9812
Maximum Ratings
Maximum Input Voltage Relative to VSS: VSS - 0.3V
Maximum Input Voltage Relative to VDD: VDD + 0.3V
Storage Temperature:
Operating Temperature:
Maximum ESD protection
Maximum Power Supply:
-65oC to + 150oC
0oC to +70oC
2KV
5.5V
This device contains circuitry to protect the inputs
against damage due to high static voltages or electric
field; however, precautions should be taken to avoid
application of any voltage higher than the maximum
rated voltages to this circuit. For proper operation, Vin
and Vout should be constrained to the range:
VSS<(Vin or Vout)<VDD
Unused inputs must always be tied to an appropriate
logic voltage level (either VSS or VDD).
DC Parameters
Characteristic
Input Low Voltage
Input High Voltage
Input Low Voltage
Input High Voltage
Input Low Current (@VIL = VSS)
Input High Current (@VIL =VDD)
Tri-State leakage Current
Dynamic Supply Current
Dynamic Supply Current
Static Supply Current
Input pin capacitance
Output pin capacitance
Pin capacitance
Clock Stablization Time
Crystal pin capacitance
Crystal DC Bias Voltage
Crystal Startup time
Symbol
VIL1
VIH1
VIL2
VIH2
IIL
IIH
Ioz
Idd3.3V
Idd2.5V
Isdd
Cin
Cout
Lpin
tstab
Cxtal
V
BIAS
Txs
Min
Typ
Max
Units
Vdc
Vdc
Vdc
Vdc
μA
μA
μA
mA
mA
μA
pF
pF
nH
mSec
pF
V
μ
S
Conditions
-
-
-
-
-
1.0
-
1.0
-
-5
5
10
280
100
300
5
6
7
-
38
0.7Vdd
40
2.0
-
2.2
-66
Note 1
Note 2
For internal Pull up resistors,
Notes 1,3
-
-
-
-
-
-
-
3
-
-
-
-
-
-
-
-
Sel2 = Sel1 = Sel0 = 1, Note 4
Sel2 = Sel1 = Sel0 = 1, Note 4
Sel2 = Sel1 = Sel0 = x, Note 4
Measured from VDD – 3.15 volts
Measured from Pin to Ground. Note 5
32
34
0.3Vdd
-
Vdd/2
-
From Stable 3.3V power supply.
VDD=VDDS = 3.3V
±
5
%, VDDC = VDDI = 2.5
±
5%, TA = 0o to +70oC
Applicable to input signals: Sel(0:1), PD#
Applicable to Sdata, and Sclk.
Although internal pull-up resistors have a typical value of 250K, this value may vary between 200K and 500K. Internal Pull-down resisters
are typically 70K in value.
All outputs loaded as per table below.
Although the device will reliably interface with crystals of a 17pF – 20pF C
L
range, it is optimized to interface with a typical C
L
= 18pF
crystal specifications.
Note1:
Note2:
Note3:
Note4:
Note5:
Clock Name
CPU, IOAPIC, REF, USB
PCI, SDRAM, 3V66(0,1)
DOT
Max Load (in pF)
20
30
15
Table 5.
相关PDF资料 |
PDF描述 |
|---|---|
| C9815DY | Up to 5A ULDO linear regulator |
| C9821GQ | Up to 5A ULDO linear regulator |
| C9822EQ | Up to 5A ULDO linear regulator |
| C9827JT | Up to 5A ULDO linear regulator |
| C9827JY | Up to 5A ULDO linear regulator |
相关代理商/技术参数 |
参数描述 |
|---|---|
| C98130-A1231-C30 | 制造商:Siemens 功能描述: |
| C9815DY | 制造商:未知厂家 制造商全称:未知厂家 功能描述:CPU SYSTEM CLOCK GENERATOR|SSOP|56PIN|PLASTIC |
| C981FFN-CTN | 制造商:Thomas & Betts 功能描述:1" FSC 1-GANG WP BOX 18 CU IN-CAN |
| C981U103MYVDAA7317 | 功能描述:瓷片电容器 250volts 0.01uF 20% Y5V RoHS:否 制造商:Kemet 电容:0.01 uF 容差:20 % 电压额定值:250 V 工作温度范围: 损耗因数 DF: 端接类型:Radial 产品:AC Line Rated Class X1/Y2 Capacitors |
| C981U103MYVDAAWL20 | 功能描述:10000pF 400VAC 陶瓷电容器 Y5V（F） 径向，圆盘 0.591" 直径（15.00mm） 制造商:kemet 系列:C900 包装:散装 零件状态:有效 电容:10000pF 容差:±20% 电压 - 额定:400VAC 温度系数:Y5V（F） 安装类型:通孔 工作温度:-40°C ~ 125°C 应用:安全 等级:X1，Y2 封装/外壳:径向，圆盘 大小/尺寸:0.591" 直径（15.00mm） 高度 - 安装（最大值）:- 厚度（最大值）:- 引线间距:0.394"（10.00mm） 特性:- 引线形式:直形 标准包装:500 |
发布紧急采购，3分钟左右您将得到回复。