参数资料
| 型号： | CAT25640VI-GT3 |
| 厂商： | ON Semiconductor |
| 文件页数： | 12/19页 |
| 文件大小： | 0K |
| 描述： | IC EEPROM 64KBIT 10MHZ 8SOIC |
| 标准包装： | 1 |
| 格式 - 存储器： | EEPROMs - 串行 |
| 存储器类型： | EEPROM |
| 存储容量： | 64K (8K x 8) |
| 速度： | 20MHz |
| 接口： | SPI 3 线串行 |
| 电源电压： | 1.8 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 8-SOIC（0.154"，3.90mm 宽） |
| 供应商设备封装： | 8-SOIC |
| 包装： | 标准包装 |
| 其它名称： | CAT25640VI-GT3OSDKR |
CAT25640
Hold Operation
The HOLD input can be used to pause communication
between host and CAT25640. To pause, HOLD must be
taken low while SCK is low (Figure 11). During the hold
condition the device must remain selected (CS low). During
the pause, the data output pin (SO) is tri ? stated (high
impedance) and SI transitions are ignored. To resume
communication, HOLD must be taken high while SCK is low.
Design Considerations
The CAT25640 device incorporates Power ? On Reset
(POR) circuitry which protects the internal logic against
powering up in the wrong state. The device will power up
into Standby mode after V CC exceeds the POR trigger level
and will power down into Reset mode when V CC drops
below the POR trigger level. This bi ? directional POR
behavior protects the device against ‘brown ? out’ failure
following a temporary loss of power.
The CAT25640 device powers up in a write disable state
and in a low power standby mode. A WREN instruction
must be issued prior to any writes to the device.
After power up, the CS pin must be brought low to enter
a ready state and receive an instruction. After a successful
byte/page write or status register write, the device goes into
a write disable mode. The CS input must be set high after the
proper number of clock cycles to start the internal write
cycle. Access to the memory array during an internal write
cycle is ignored and programming is continued. Any invalid
op ? code will be ignored and the serial output pin (SO) will
remain in the high impedance state.
CS
SCK
HOLD
SO
Dashed Line = mode (1, 1)
t HD
t CD
t HZ
t HD
HIGH IMPEDANCE
Figure 11. HOLD Timing
http://onsemi.com
12
t CD
t LZ
相关PDF资料 |
PDF描述 |
|---|---|
| 396-020-522-802 | CARD EDGE 20POS DL .125X.250 BLK |
| MPC8572ELPXARLD | MPU POWERQUICC III 1023-PBGA |
| 396-020-522-204 | CARD EDGE 20POS DL .125X.250 BLK |
| 396-020-522-202 | CARD EDGE 20POS DL .125X.250 BLK |
| MPC8572ECVTAULB | MPU POWERQUICC III 1023-PBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CAT25640VP2I-GT3 | 功能描述:电可擦除可编程只读存储器 64K SPI Serial RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 |
| CAT25640VP2IGT3E | 制造商:ON Semiconductor 功能描述: |
| CAT25640YE-GE | 制造商:ON Semiconductor 功能描述: |
| CAT25640YI-G | 功能描述:电可擦除可编程只读存储器 CMOS 电可擦除可编程只读存储器 RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 |
| CAT25640YI-GT3 | 功能描述:电可擦除可编程只读存储器 (8192x8) 64K 1.8-5.5 RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 |
发布紧急采购，3分钟左右您将得到回复。