参数资料
型号: CDB8420
厂商: Cirrus Logic Inc
文件页数: 80/94页
文件大小: 0K
描述: EVALUATION BOARD FOR CS8420
标准包装: 1
主要目的: 音频,采样率转换器
嵌入式: 是,MCU,8 位
已用 IC / 零件: CS8420
主要属性: 带数字音频发射器和接收器的采样率转换器
次要属性: 44.1、48、96 kHz 输出采样率,AES/EBU,S/PDIF,EIAJ-340,GUI
已供物品:
相关产品: 598-1125-5-ND - IC SAMPLE RATE CONVERTER 28SOIC
其它名称: 598-1782
DS245F4
81
CS8420
15. CHANNEL STATUS AND USER DATA BUFFER MANAGEMENT
The CS8420 has a comprehensive channel status (C) and user (U) data buffering scheme, which allows automatic
management of channel status blocks and user data. Alternatively, sufficient control and access is provided to allow
the user to completely manage the C and U data via the control port.
15.1
AES3 Channel Status(C) Bit Management
The CS8420 contains sufficient RAM to store a full block of C data for both A and B channels (192x2 = 384
bits), and also 384 bits of U information. The user may read from or write to these RAMs via the control port.
Unlike the audio data, it is not possible to 'sample-rate' convert the C bits. This is because specific meanings
are associated with fixed-length data patterns, which should not be altered. Since the output data rate of the
CS8420 will differ from the input rate when sample-rate conversion is done, it is not feasible to directly trans-
fer incoming C data to the output. The CS8420 manages the flow of channel status data at the block level,
meaning that entire blocks of channel status information are buffered at the input, synchronized to the output
timebase, and then transmitted. The buffering scheme involves a cascade of three block-sized buffers,
named D,E, and F as shown in Figure 37. The MSB of each byte represents the first bit in the serial C data
stream. For example, the MSB of byte 0 (which is at control port address 20h) is the consumer/professional
bit for channel status block A.
The first buffer, D, accepts incoming C data from the AES receiver. The 2nd buffer, E, accepts entire blocks
of data from the D buffer. The E buffer is also accessible from the control port, allowing read and writing of
the C data. The 3rd buffer (F) is used as the source of C data for the AES3 transmitter. The F buffer accepts
block transfers from the E buffer.
If the input rate is slower than the output rate (so that in a given time interval, more channel status blocks
are transmitted than received), some buffered C blocks will be transmitted multiple times. If the input rate is
faster than the output rate, some will not be transmitted at all. This is illustrated in (Figure 38). In this manner,
channel status block integrity is maintained. If the transmitted sample count bits are important in the appli-
cation, then they will need to be updated via the control port by the microcontroller for every outgoing block.
Control Port
From
AES3
Receiver
To
AES3
Transmitter
E
24
words
8-bits
AB
DF
Received
Data
Buffer
Transmit
Data
Buffer
Figure 37. Channel Status Data Buffer Structure
相关PDF资料
PDF描述
VI-J11-EX CONVERTER MOD DC/DC 12V 75W
GEM28DTAT CONN EDGECARD 56POS R/A .156 SLD
6278895-7 C/A 62.5/125 RIS SC MTRJ 7M1
A3BBB-2436G IDC CABLE- ASR24B/AE24G/ASR24B
GSM12DTAN CONN EDGECARD 24POS R/A .156 SLD
相关代理商/技术参数
参数描述
CDB8421 功能描述:音频 IC 开发工具 2-Ch 32-Bit 192kHz sample rate converte RoHS:否 制造商:Texas Instruments 产品:Evaluation Kits 类型:Audio Amplifiers 工具用于评估:TAS5614L 工作电源电压:12 V to 38 V
CDB8422 功能描述:界面开发工具 Eval Bd 192kHz SRC S/PDIF Receiver RoHS:否 制造商:Bourns 产品:Evaluation Boards 类型:RS-485 工具用于评估:ADM3485E 接口类型:RS-485 工作电源电压:3.3 V
CDB8427 功能描述:音频 IC 开发工具 Eval Bd 96kHz Dig. Audio Transcvr RoHS:否 制造商:Texas Instruments 产品:Evaluation Kits 类型:Audio Amplifiers 工具用于评估:TAS5614L 工作电源电压:12 V to 38 V
CDB8952 制造商:Cirrus Logic 功能描述:NOT RECOMMENDED FOR NEW DESIGNS - USE CDB8952T - Bulk 制造商:Cirrus Logic 功能描述:Tools Development kit Kit Con
CDB8952T 功能描述:以太网开发工具 Eval Bd 100BASE-TX/ 10BASE-T Transceiver RoHS:否 制造商:Micrel 产品:Evaluation Boards 类型:Ethernet Transceivers 工具用于评估:KSZ8873RLL 接口类型:RMII 工作电源电压: