参数资料
| 型号： | COP8CCR9LVA8 |
| 厂商： | National Semiconductor |
| 文件页数： | 41/111页 |
| 文件大小： | 0K |
| 描述： | IC MCU EEPROM 8BIT 68-PLCC |
| 标准包装： | 18 |
| 系列： | COP8™ 8C |
| 核心处理器： | COP8 |
| 芯体尺寸： | 8-位 |
| 速度： | 20MHz |
| 连通性： | Microwire/Plus（SPI），UART/USART |
| 外围设备： | 欠压检测/复位，POR，PWM，WDT |
| 输入/输出数： | 59 |
| 程序存储器容量： | 32KB（32K x 8） |
| 程序存储器类型： | 闪存 |
| RAM 容量： | 1K x 8 |
| 电压 - 电源 (Vcc/Vdd)： | 2.7 V ~ 5.5 V |
| 数据转换器： | A/D 16x10b |
| 振荡器型： | 内部 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 68-LCC（J 形引线） |
| 包装： | 管件 |
| 其它名称： | *COP8CCR9LVA8 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页当前第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页
SNOS535I – OCTOBER 2000 – REVISED MARCH 2013
As described in Option Register, there is a bit, FLEX, that controls whether the device exits RESET
executing from the flash memory or the Boot ROM. The user must program the FLEX bit as appropriate
for the application. In the erased state, the FLEX bit = 0 and the device will power-up executing from Boot
ROM. When FLEX = 0, this assumes that either the MICROWIRE/PLUS ISP routine or external
programming is being used to program the device. If using the MICROWIRE/PLUS ISP routine, the
software in the boot ROM will monitor the MICROWIRE/PLUS for commands to program the flash
memory. When programming the flash program memory is complete, the FLEX bit will have to be
programmed to a 1 and the device will have to be reset, either by pulling external Reset to ground or by a
MICROWIRE/PLUS ISP EXIT command, before execution from flash program memory will occur.
If FLEX = 1, upon exiting Reset, the device will begin executing from location 0000 in the flash program
memory. The assumption, here, is that either the application is not using ISP, is using MICROWIRE/PLUS
ISP by jumping to it within the application code, or is using a customized ISP routine. If a customized ISP
routine is being used, then it must be programmed into the flash memory by means of the
MICROWIRE/PLUS ISP or external programming as described in the preceding paragraph.
5.10.3 REGISTERS
There are six registers required to support ISP: Address Register Hi byte (ISPADHI), Address Register
Low byte (ISPADLO), Read Data Register (ISPRD), Write Data Register (ISPWR), Write Timing Register
(PGMTIM), and the Control Register (ISPCNTRL). The ISPCNTRL Register is not available to the user.
5.10.3.1 ISP Address Registers
The address registers (ISPADHI & ISPADLO) are used to specify the address of the byte of data being
written or read. For page erase operations, the address of the beginning of the page should be loaded.
For mass erase operations, 0000 must be placed into the address registers. When reading the Option
register, FFFF (hex) should be placed into the address registers. Registers ISPADHI and ISPADLO are
cleared to 00 on Reset. These registers can be loaded from either flash program memory or Boot ROM
and must be maintained for the entire duration of the operation.
NOTE
The actual memory address of the Option Register is 7FFF (hex), however the
MICROWIRE/PLUS ISP routines require the address FFFF (hex) to be used to read the
Option Register when the Flash Memory is secured.
Table 5-3. High Byte of ISP Address
ISPADHi
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Addr 15
Addr 14
Addr 13
Addr 12
Addr 11
Addr 10
Addr 9
Addr 8
Table 5-4. Low Byte of ISP AddressThis table assumes that the control flag
MSEL is set.
ISPADLO
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Addr 7
Addr 6
Addr 5
Addr 4
Addr 3
Addr 2
Addr 1
Addr 0
5.10.3.2 ISP Read Data Register
The Read Data Register (ISPRD) contains the value read back from a read operation. This register can be
accessed from either flash program memory or Boot ROM. This register is undefined on Reset.
Copyright 2000–2013, Texas Instruments Incorporated
Functional Description
35
相关PDF资料 |
PDF描述 |
|---|---|
| C8051F581-IQ | IC 8051 MCU 128K FLASH 48-QFP |
| C8051F584-IQ | IC 8051 MCU 96K FLASH 48-QFP |
| EFM32TG210F32 | MCU 32BIT 32KB FLASH 32-QFN |
| MPC565CZP56 | IC MPU 32BIT IM FLASH 388-PBGA |
| C8051F587-IQ | IC 8051 MCU 96K FLASH 32-QFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| COP8CDE9 | 制造商:NSC 制造商全称:National Semiconductor 功能描述:8-Bit CMOS Flash Microcontroller with 8k Memory, Virtual EEPROM, 10-Bit A/D and Brownout Reset |
| COP8CDE9HLQ7 | 制造商:NSC 制造商全称:National Semiconductor 功能描述:8-Bit CMOS Flash Microcontroller with 8k Memory, Virtual EEPROM, 10-Bit A/D and Brownout Reset |
| COP8CDE9HLQ9 | 功能描述:IC MCU FLASH 8BIT 8K A/D 44LLP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微控制器， 系列:COP8™ 8C 标准包装:250 系列:56F8xxx 核心处理器:56800E 芯体尺寸:16-位 速度:60MHz 连通性:CAN，SCI，SPI 外围设备:POR，PWM，温度传感器，WDT 输入/输出数:21 程序存储器容量:40KB（20K x 16） 程序存储器类型:闪存 EEPROM 大小:- RAM 容量:6K x 16 电压 - 电源 (Vcc/Vdd):2.25 V ~ 3.6 V 数据转换器:A/D 6x12b 振荡器型:内部 工作温度:-40°C ~ 125°C 封装/外壳:48-LQFP 包装:托盘 配用:MC56F8323EVME-ND - BOARD EVALUATION MC56F8323 |
| COP8CDE9HVA7 | 制造商:NSC 制造商全称:National Semiconductor 功能描述:8-Bit CMOS Flash Microcontroller with 8k Memory, Virtual EEPROM, 10-Bit A/D and Brownout Reset |
| COP8CDE9HVA9 | 制造商:NSC 制造商全称:National Semiconductor 功能描述:8-Bit CMOS Flash Microcontroller with 8k Memory, Virtual EEPROM, 10-Bit A/D and Brownout Reset |
发布紧急采购，3分钟左右您将得到回复。