参数资料
| 型号： | COP8CCR9LVA8 |
| 厂商： | National Semiconductor |
| 文件页数： | 83/111页 |
| 文件大小： | 0K |
| 描述： | IC MCU EEPROM 8BIT 68-PLCC |
| 标准包装： | 18 |
| 系列： | COP8™ 8C |
| 核心处理器： | COP8 |
| 芯体尺寸： | 8-位 |
| 速度： | 20MHz |
| 连通性： | Microwire/Plus（SPI），UART/USART |
| 外围设备： | 欠压检测/复位，POR，PWM，WDT |
| 输入/输出数： | 59 |
| 程序存储器容量： | 32KB（32K x 8） |
| 程序存储器类型： | 闪存 |
| RAM 容量： | 1K x 8 |
| 电压 - 电源 (Vcc/Vdd)： | 2.7 V ~ 5.5 V |
| 数据转换器： | A/D 16x10b |
| 振荡器型： | 内部 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 68-LCC（J 形引线） |
| 包装： | 管件 |
| 其它名称： | *COP8CCR9LVA8 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页当前第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页
SNOS535I – OCTOBER 2000 – REVISED MARCH 2013
The A/D Converter takes 15 A/D clock cycles to complete a conversion. Thus the minimum A/D
conversion time is 12.0 s when a prescaler of 16 has been selected with MCLK = 20 MHz. The 15 A/D
clock cycles needed for conversion consist of 3 cycles for sampling, 1 cycle for auto-zeroing the
comparator, 10 cycles for converting, 1 cycle for loading the result into the result registers, for stopping
and for re-initializing. The ADBSY flag provides an A/D clock inhibit function, which saves power by
powering down the A/D when it is not in use.
NOTE
The A/D Converter is also powered down when the device is in either the HALT or IDLE
modes. If the A/D is running when the device enters the HALT or IDLE modes, the A/D
powers down and then restarts the conversion from the beginning with a corrupted sampled
voltage (and thus an invalid result) when the device comes out of the HALT or IDLE modes.
5.14.3 ANALOG INPUT AND SOURCE RESISTANCE CONSIDERATIONS
Figure 5-22 shows the A/D pin model in single ended mode. The differential mode has a similar A/D pin
model. The leads to the analog inputs should be kept as short as possible. Both noise and digital clock
coupling to an A/D input can cause conversion errors. The clock lead should be kept away from the
analog input line to reduce coupling.
Source impedances greater than 3 k
on the analog input lines will adversely affect the internal RC
charging time during input sampling. As shown in Figure 5-22, the analog switch to the DAC array is
closed only during the 3 A/D cycle sample time. Large source impedances on the analog inputs may result
in the DAC array not being charged to the correct voltage levels, causing scale errors.
If large source resistance is necessary, the recommended solution is to slow down the A/D clock speed in
proportion to the source resistance. The A/D Converter may be operated at the maximum speed for RS
less than 3 k
. For RS greater than 3 k, A/D clock speed needs to be reduced. For example, with RS = 6
k
, the A/D Converter may be operated at half the maximum speed. A/D Converter clock speed may be
slowed down by either increasing the A/D prescaler divide-by or decreasing the CKI clock frequency. The
A/D minimum clock speed is 65.536 kHz.
*The analog switch is closed only during the sample time.
Figure 5-22. A/D Pin Model (Single Ended Mode)
5.15 Interrupts
5.15.1 INTRODUCTION
The device supports fourteen vectored interrupts. Interrupt sources include Timer 1, Timer 2, Timer 3,
Timer T0, Port L Wake-up, Software Trap, MICROWIRE/PLUS, USART and External Input.
All interrupts force a branch to location 00FF Hex in program memory. The VIS instruction may be used to
vector to the appropriate service routine from location 00FF Hex.
The Software trap has the highest priority while the default VIS has the lowest priority.
Each of the 13 maskable inputs has a fixed arbitration ranking and vector.
Copyright 2000–2013, Texas Instruments Incorporated
Functional Description
73
相关PDF资料 |
PDF描述 |
|---|---|
| C8051F581-IQ | IC 8051 MCU 128K FLASH 48-QFP |
| C8051F584-IQ | IC 8051 MCU 96K FLASH 48-QFP |
| EFM32TG210F32 | MCU 32BIT 32KB FLASH 32-QFN |
| MPC565CZP56 | IC MPU 32BIT IM FLASH 388-PBGA |
| C8051F587-IQ | IC 8051 MCU 96K FLASH 32-QFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| COP8CDE9 | 制造商:NSC 制造商全称:National Semiconductor 功能描述:8-Bit CMOS Flash Microcontroller with 8k Memory, Virtual EEPROM, 10-Bit A/D and Brownout Reset |
| COP8CDE9HLQ7 | 制造商:NSC 制造商全称:National Semiconductor 功能描述:8-Bit CMOS Flash Microcontroller with 8k Memory, Virtual EEPROM, 10-Bit A/D and Brownout Reset |
| COP8CDE9HLQ9 | 功能描述:IC MCU FLASH 8BIT 8K A/D 44LLP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微控制器， 系列:COP8™ 8C 标准包装:250 系列:56F8xxx 核心处理器:56800E 芯体尺寸:16-位 速度:60MHz 连通性:CAN，SCI，SPI 外围设备:POR，PWM，温度传感器，WDT 输入/输出数:21 程序存储器容量:40KB（20K x 16） 程序存储器类型:闪存 EEPROM 大小:- RAM 容量:6K x 16 电压 - 电源 (Vcc/Vdd):2.25 V ~ 3.6 V 数据转换器:A/D 6x12b 振荡器型:内部 工作温度:-40°C ~ 125°C 封装/外壳:48-LQFP 包装:托盘 配用:MC56F8323EVME-ND - BOARD EVALUATION MC56F8323 |
| COP8CDE9HVA7 | 制造商:NSC 制造商全称:National Semiconductor 功能描述:8-Bit CMOS Flash Microcontroller with 8k Memory, Virtual EEPROM, 10-Bit A/D and Brownout Reset |
| COP8CDE9HVA9 | 制造商:NSC 制造商全称:National Semiconductor 功能描述:8-Bit CMOS Flash Microcontroller with 8k Memory, Virtual EEPROM, 10-Bit A/D and Brownout Reset |
发布紧急采购，3分钟左右您将得到回复。