收藏本站
参数资料
型号： CS4333-KSR
厂商： CRYSTAL SEMICONDUCTOR CORP
元件分类： DAC
中文描述： SERIAL INPUT LOADING, 18-BIT DAC, PDSO8
封装： PLASTIC, SOIC-8
文件页数： 29/29页
文件大小： 1076K
代理商： CS4333-KSR
Initialization and Power-Down
The Initialization and Power-Down sequence
flow chart is shown in Figure 8. The CS4330/31/33
enter the Power-Down mode upon initial power-
up. The interpolation filters and delta-sigma
modulators are reset, and the internal voltage ref-
erence, one-bit digital-to-analog converters and
switched-capacitor low-pass filters are powered
down. The device will remain in the Power-
Down mode unti l MC LK and LRCK are
presented. Once MCLK and LRCK are detected,
MCLK occurrences are counted over one LRCK
period to determine the MCLK/LRCK frequency
ratio. Power is then applied to the internal volt-
age reference and the +5 or +3 Volt power
supply mode is determined. Finally, power is
applied to the D/A converters and switched-ca-
pacitor filters, and the analog outputs will move
to approximately 2.3V (1.3V in 3V mode). This
process requires approximately 1ms plus 1024
cycles of LRCK.
The CS4330/31/33 enter the Power-Down mode
within 1 period of LRCK if either MCLK or
LRCK is removed. The initialization sequence
begins when MCLK and LRCK are restored. If
the MCLK/LRCK frequency ratio or the VA+
voltage changes during Power-Down, the
CS4330/31/33 adapt to these new operating con-
ditions. It is recomended that the CS4330/31/33
not be powered up with the clocks (MCLK,
LRCK, SCLK) going.
Power Supply Determination
The nominal power supply voltage for the
CS4330/31/33 may be either +5 or +3 Volts.
"SMART Analog" circuitry senses the power
supply voltage during the initialization sequence
or when exiting the Power-Down mode. +5V op-
eration will be set with a 3.7 Vpp full scale
output if VA+ is between 4.75 and 5.5 Volts. The
CS4330/31/33 will be set for +3V operation with
a 1.85 Vpp full scale output if VA+ is between
2.7 and 4.0 Volts. Supply voltages between 4.0
and 4.75 Volts should be avoided to prevent op-
eration in the 5V mode. In this condition there is
insufficient headroom to produce a 3.7 Vpp out-
put.
Grounding and Power Supply Decoupling
As with any high resolution converter, the
CS4330/31/33 require careful attention to power
supply and grounding arrangements to optimize
performance. Figure 1 shows the recommended
power arrangements with VA+ connected to a
clean +3/+5V supply. Decoupling capacitors
should be located as near to the CS4330/31/33
as possible.
Analog Output and Filtering
The CS4330/31/33 analog filter is a switched-ca-
pacitor filter. The switched-capacitor filter
frequency response is clock dependent and will
scale with sample rate.
The digital filter of the CS4330/31/33 is de-
signed to compensate for the magnitude and
phase response of a single-pole low-pass filter at
twice the sample rate. Output filters consisting of
a 2.4 kohm resistor and capacitor are recom-
Gain
dB
-10dB
0dB
Frequency
T2 = 15
ms
T1=50
ms
F1
F2
3.183 kHz
10.61 kHz
Figure 3. De-Emphasis Curve (Fs = 44.1kHz)
CS4330, CS4331, CS4333
DS136F1
9
相关PDF资料
PDF描述
CS4353-CNZR
CS43L21-DNZR
CS497024-CVZR
CS49DV8C-CVZR
CS5374-CNZ
相关代理商/技术参数
参数描述
CS4334 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:8-Pin, 24-Bit, 96 kHz Stereo D/A Converter
CS4334_04 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:8-Pin, 24-Bit, 96 kHz Stereo D/A Converter
CS4334_08 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:8-Pin, 24-Bit, 96 kHz Stereo D/A Converter
CS4334-BS 功能描述:数模转换器- DAC IC 8-Pin 24Bit 96kHz Stereo DAC RoHS:否 制造商:Texas Instruments 转换器数量:1 DAC 输出端数量:1 转换速率:2 MSPs 分辨率:16 bit 接口类型:QSPI, SPI, Serial (3-Wire, Microwire) 稳定时间:1 us 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-14 封装:Tube
CS4334-BSR 功能描述:数模转换器- DAC IC 8-Pin 24Bit 96kHz Stereo DAC RoHS:否 制造商:Texas Instruments 转换器数量:1 DAC 输出端数量:1 转换速率:2 MSPs 分辨率:16 bit 接口类型:QSPI, SPI, Serial (3-Wire, Microwire) 稳定时间:1 us 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-14 封装:Tube
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*