参数资料
| 型号： | CS4398-CZZ |
| 厂商： | Cirrus Logic Inc |
| 文件页数： | 18/46页 |
| 文件大小： | 0K |
| 描述： | IC DAC 120DB 192KHZ W/VC 28TSSOP |
| 标准包装： | 50 |
| 位数： | 24 |
| 数据接口： | 串行 |
| 转换器数目： | 2 |
| 电压电源： | 模拟和数字 |
| 功率耗散（最大）： | 340mW |
| 工作温度： | -10°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 28-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 28-TSSOP |
| 包装： | 管件 |
| 输出数目和类型： | 4 电压，单极 |
| 采样率（每秒）： | 216k |
| 产品目录页面： | 757 (CN2011-ZH PDF) |
| 配用： | 598-1155-ND - BOARD EVAL FOR CS4398 DAC |
| 其它名称： | 598-1067-5 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页
DS568F1
25
CS4398
5. CONTROL PORT INTERFACE
The Control Port is used to load all the internal settings. The operation of the Control Port may be completely asyn-
chronous with the audio sample rate. However, to avoid potential interference problems, the Control Port pins should
remain static if no operation is required.
5.1
Memory Address Pointer (MAP)
5.1.1
Memory Address Pointer (MAP) Register Detail
5.1.2
INCR (Auto Map Increment Enable)
Default = ‘0’
0 - Disabled, the MAP will stay constant for successive writes
1 - Enabled, the MAP will auto increment after each byte is written, allowing block reads or writes of suc-
cessive registers
5.1.3
MAP3-0 (Memory Address Pointer)
Default = ‘0000’
5.2
Enabling the Control Port
On the CS4398, the Control Port pins are shared with Stand-Alone configuration pins. To enable the Control
Port, the user must set the CPEN bit. This is done by performing an IC or SPI write. Once the Control Port
is enabled, these pins are dedicated to Control Port functionality.
To prevent audible artifacts, the CPEN bit (see Section 7) should be set prior to the completion of the Stand-
Alone power-up sequence, approximately 218 MCLK cycles. Setting this bit halts the stand-alone power-up
sequence and initializes the Control Port to its default settings. Note, the CPEN bit can be set any time after
RST goes high; however, setting this bit after the stand-alone power-up sequence has completed can cause
audible artifacts.
5.3
Format Selection
The Control Port has two formats: SPI and IC, with the CS4398 operating as a slave device.
If IC operation is desired, AD0/CS should be tied to VLC or GND. If the CS4398 ever detects a high-to-low
transition on AD0/CS after power-up, SPI format will automatically be selected.
5.4
IC Format
In IC Format, SDA is a bidirectional data line. Data is clocked into and out of the part by the clock, SCL,
with a clock-to-data relationship as shown in Figure 14. The receiving device should send an acknowledge
(ACK) after each byte received. There is no CS pin. Pins AD0 and AD1 form the partial chip address and
should be tied to VLC or GND as required. The upper five bits of the 7-bit address field must be 10011.
76
5
4
3
2
1
0
INCR
Reserved
MAP3
MAP2
MAP1
MAP0
0
00
相关PDF资料 |
PDF描述 |
|---|---|
| CS43L22-CNZR | IC DAC W/HDPN & SPKR AMPS 40-QFN |
| CS4461-CZZR | IC ADC PSR FEEDBACK 24-TSSOP |
| CS5340-CZZ | IC ADC AUD 101DB 200KHZ 16-TSSOP |
| CS5340-DZZR | IC ADC AUD 101DB 200KHZ 16-TSSOP |
| CS5341-DZZ | IC ADC AUD 105DB 200KHZ 16-TSSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CS4398-CZZR | 功能描述:数模转换器- DAC IC 120dB 192kHz Mlt-Bt DAC w/Volctrl RoHS:否 制造商:Texas Instruments 转换器数量:1 DAC 输出端数量:1 转换速率:2 MSPs 分辨率:16 bit 接口类型:QSPI, SPI, Serial (3-Wire, Microwire) 稳定时间:1 us 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-14 封装:Tube |
| CS4399-CNZ | 功能描述:HIPRFDACINTGHPDRIVR&IMPED DETCTN 制造商:cirrus logic inc. 系列:* 包装:托盘 零件状态:在售 安装类型:表面贴装 封装/外壳:40-WFQFN 裸露焊盘 供应商器件封装:40-QFN（5x5） 标准包装:490 |
| CS4399-CNZR | 功能描述:HIPRFDACINTGHPDRIVR&IMPED DETCTN 制造商:cirrus logic inc. 系列:* 包装:剪切带（CT） 零件状态:在售 安装类型:表面贴装 封装/外壳:40-WFQFN 裸露焊盘 供应商器件封装:40-QFN（5x5） 标准包装:1 |
| CS4399-CWZR | 功能描述:HIPRFDACINTGHPDRIVR&IMPED DETCTN 制造商:cirrus logic inc. 系列:* 包装:剪切带（CT） 零件状态:在售 安装类型:表面贴装 封装/外壳:42-UFBGA，WLCSP 供应商器件封装:42-WLCSP 标准包装:1 |
| CS43L21 | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:Low Power, Stereo Digital to Analog Converter |
发布紧急采购，3分钟左右您将得到回复。