- 您现在的位置：买卖IC网 > PDF目录26510 > CS5346-DQZR (CIRRUS LOGIC INC) PDF资料下载
参数资料
| 型号： | CS5346-DQZR |
| 厂商： | CIRRUS LOGIC INC |
| 元件分类： | ADC |
| 中文描述： | 2-CH 24-BIT DELTA-SIGMA ADC, SERIAL ACCESS, PQFP48 |
| 封装： | LEAD FREE, MS-022, LQFP-48 |
| 文件页数： | 18/40页 |
| 文件大小： | 402K |
| 代理商： | CS5346-DQZR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页
DS861PP2
25
CS5346
5.6
PGA Auxiliary Analog Output
The CS5346 includes an auxiliary analog output through the PGAOUT pins. These pins can be configured
to output the analog input to the ADC as selected by the input MUX and gained or attenuated with the PGA,
or alternatively, they may be set to high impedance. See the “PGAOut Source Select (Bit 6)” on page 32 for
information on configuring the PGA auxiliary analog output.
The PGA auxiliary analog output can source very little current. As current from the PGAOUT pins increases,
distortion will increase. For this reason, a high-input impedance buffer must be used on the PGAOUT pins
to achieve full performance. An example buffer for PGAOUT is provided on the CDB5346 for reference. Re-
fer to the table in “DC Electrical Characteristics” on page 14 for acceptable loading conditions.
5.7
Control Port Description and Timing
The control port is used to access the registers, allowing the CS5346 to be configured for the desired oper-
ational modes and formats. The operation of the control port may be completely asynchronous with respect
to the audio sample rates. However, to avoid potential interference problems, the control port pins should
remain static if no operation is required.
The control port has two modes: SPI and IC, with the CS5346 acting as a slave device. SPI Mode is se-
lected if there is a high-to-low transition on the AD0/CS pin, after the RST pin has been brought high. IC
Mode is selected by connecting the AD0/CS pin through a resistor to VLC or DGND, thereby permanently
selecting the desired AD0 bit address state.
5.7.1
SPI Mode
In SPI Mode, CS is the chip-select signal; CCLK is the control port bit clock (input into the CS5346 from
the microcontroller); CDIN is the input data line from the microcontroller; CDOUT is the output data line
to the microcontroller. Data is clocked in on the rising edge of CCLK and out on the falling edge.
Figure 14 shows the operation of the control port in SPI Mode. To write to a register, bring CS low. The
first seven bits on CDIN form the chip address and must be 1001111. The eighth bit is a read/write indi-
cator (R/W), which should be low to write. The next eight bits form the Memory Address Pointer (MAP),
which is set to the address of the register that is to be updated. The next eight bits are the data that will
be placed into the register designated by the MAP. During writes, the CDOUT output stays in the Hi-Z
state. It may be externally pulled high or low with a 47 k
resistor, if desired.
To read a register, the MAP has to be set to the correct address by executing a partial write cycle which
finishes (CS high) immediately after the MAP byte. To begin a read, bring CS low, send out the chip ad-
相关PDF资料 |
PDF描述 |
|---|---|
| CS5346-DQZ | |
| CSBLA455KJ58-B0 | |
| CSTCC2M00G56-R0 | |
| CSTCE10M0G52A-R0 | |
| CSTCC2M00G56Z-R0 | |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CS5349-000 | 制造商:TE Connectivity 功能描述:4110-10-340812 |
| CS5349-BP | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Analog-to-Digital Converter， 16-Bit |
| CS5349-BS | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Analog-to-Digital Converter， 16-Bit |
| CS5349-KP | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Analog-to-Digital Converter， 16-Bit |
| CS5349-KS | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Analog-to-Digital Converter， 16-Bit |
发布紧急采购，3分钟左右您将得到回复。