参数资料
| 型号： | CS5373A-ISZR |
| 厂商： | Cirrus Logic Inc |
| 文件页数： | 20/40页 |
| 文件大小： | 0K |
| 描述： | IC DAC/MODULATOR LP/HP 28-SSOP |
| 标准包装： | 1,000 |
| 类型： | 调制器 |
| 分辨率（位）： | 24 b |
| 采样率（每秒）： | 512k |
| 电压电源： | 模拟和数字，双 ± |
| 电源电压： | ± 2.5V，3.3V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 28-SSOP（0.209"，5.30mm 宽） |
| 供应商设备封装： | 28-SSOP |
| 包装： | 带卷 (TR) |
| 配用： | CDB5378-ND - EVALUATION BOARD FOR CS5378 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页当前第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页
CS5373A
DS703F2
27
6.3 MDATA Connection
The CS5373A modulator outputs a
ΔΣ serial
bit stream to the MDATA pin, with a one’s den-
sity proportional to the differential amplitude of
the analog input signal. The output bit rate
from the MDATA output is a divide-by-four of
the input master clock, and so is nominally
512 kHz.
The MDATA output has a nominal 50% one’s
density for mid-scale input, approximately
86% one’s density for a positive full-scale in-
put, and approximately 14% one’s density for
a negative full-scale input. One’s density of the
MDATA output is defined as the ratio of ‘1’ bits
to total bits in the serial bit stream output, i.e.
an 86% one’s density has, on average, a ‘1’
value in 86 of every 100 output data bits.
6.4 MFLAG Connection
The CS5373A
ΔΣ modulator has a 4th order ar-
chitecture which is conditionally stable and
may go into an oscillatory condition if the ana-
log inputs are over-ranged more than 5% past
either positive or negative full-scale.
If an unstable condition is detected, the modu-
lator collapses to a 1st order system and tran-
sitions the MFLAG output low-to-high to signal
an error condition to the CS5378 digital filter.
The analog signal must be reduced to within
the full-scale input range for at least 32 MCLK
cycles for the modulator to recover from an os-
cillatory condition. If the analog input remains
over-ranged for an extended period, the mod-
ulator will cycle between 4th order and 1st or-
der operation and the MFLAG output will be
seen to pulse.
The MFLAG output connects to a dedicated in-
put on the CS5378 digital filter, causing an er-
ror flag to be set in the status portion of the
next conversion output data word.
6.5 TDATA Connection
The TDATA digital input to the test DAC ex-
pects encoded one-bit
ΔΣ data nominally at a
256 kHz rate. The one’s density input range is
approximately 25% minimum to 75% maxi-
mum, with differential mid-scale at 50% one’s
density.
The CS5378 digital filter test bit stream (TBS)
generator can encode two types of AC signals
as over-sampled, one-bit
ΔΣ data – a pure sine
wave for THD and CMRR testing or a trigger-
able impulse waveform for synchronization
testing and impulse response characteriza-
tion. In the AC test modes, the test DAC con-
verts the over-sampled test bit stream digital
data into precision differential or common
mode analog AC signals.
The CS5378 TBS sine mode encodes an ap-
proximately 5 Vpp full-scale sine wave signal
with a digital filter TBSGAIN register setting of
0x04B8F2. Because TBS impulse mode en-
codes frequencies above 100 Hz, a maximum
0x0078E5 TBSGAIN impulse mode register
setting is specified to guarantee stability of the
DAC low-power
ΔΣ circuitry. Details on the set-
up and operation of the digital filter test bit-
stream (TBS) generator can be found in the
CS5378 data sheet.
6.6 GPIO Connections
The CS5378 controls 8 general-purpose input
output (GPIO) pins through the digital filter
GPCFG register. These GPIO pins are typical-
ly assigned to operate the CS5373A mode and
attenuator pins, along with the CS3301A/02A
amplifier input mux and gain pins. The gain
and attenuation settings of the CS3301A/02A
amplifiers and the CS5373A test DAC are
identically decoded to allow full-scale perfor-
mance testing at all system gain ranges with
shared GAIN and ATT control signals.
If precise timing control of operational modes
is required (for example, switching between
DC modes for pulse generation), an external
controller should directly toggle the MODE
pins of the CS5373A to avoid the delay asso-
ciated with writing to the CS5378 digital filter
GPCFG register.
相关PDF资料 |
PDF描述 |
|---|---|
| CS5376A-IQZ | IC FILTER DGTL MULTI-CH 64-TQFP |
| CS61577-IL1Z | IC LINE INTERFACE T1/E1 28PLCC |
| CS61584A-IQ3Z | IC LINE INTERFACE T1/E1 64LQFP |
| CS61884-IRZ | IC LN INTERF T1/E1/J1 160-LFBGA |
| CS8130-CS | IC IR TRANSCEIVER 2-5V 20-SSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CS5374 | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:Dual High-performance Amplifier & ΔΣ Modulator |
| CS5374_0910 | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:Dual High-performance Amplifier & ΔΣ Modulator |
| CS5374-CNZ | 功能描述:差分放大器 2-Ch DS Modulator & Hydrophone RoHS:否 制造商:Texas Instruments 通道数量:1 Channel 带宽:2.4 GHz 可用增益调整:6 dB to 26 dB 输入补偿电压: 共模抑制比（最小值）:- 40 dB 工作电源电压:4.75 V to 5.25 V 电源电流:100 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:WQFN-24 封装:Reel |
| CS5376 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:CS5376 Rev. A Errata|Geophysical|A/D Converters |
| CS5376A | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:Low-power, Multi-channel Decimation Filter |
发布紧急采购，3分钟左右您将得到回复。