- 您现在的位置：买卖IC网 > PDF目录10681 > CS5525-ASZ (Cirrus Logic Inc)IC ADC 16BIT W/4BIT LATCH 20SSOP PDF资料下载
参数资料
| 型号： | CS5525-ASZ |
| 厂商： | Cirrus Logic Inc |
| 文件页数： | 9/30页 |
| 文件大小： | 0K |
| 描述： | IC ADC 16BIT W/4BIT LATCH 20SSOP |
| 标准包装： | 66 |
| 位数： | 16 |
| 数据接口： | 串行 |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 12.7mW |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 20-SSOP（0.209"，5.30mm 宽） |
| 供应商设备封装： | 20-SSOP |
| 包装： | 管件 |
| 输入数目和类型： | 1 个差分，单极；1 个差分，双极 |
| 产品目录页面： | 755 (CN2011-ZH PDF) |
| 配用： | 598-1013-ND - EVAL BOARD FOR CS5525 |
| 其它名称： | 598-1107-5 |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页
CS5525 CS5526
DS202F5
17
The offset and gain calibration steps each take one
conversion cycle to complete. At the end of the cal-
ibration step, the calibration control bits will be set
back to logic 0, and the DF (Done Flag) bit will be
set to a logic 1. For the combination self-calibra-
tion (CC2-CC0= 011; offset followed by gain), the
calibration will take two conversion cycles to com-
plete and will set the DF bit after the gain calibra-
tion is completed. The DF bit will be cleared any
time the data register, the offset register, the gain
register, or the setup register is read. Reading the
configuration register alone will not clear the DF
bit.
Self Calibration
The CS5525/26 offer both self offset and self gain
calibrations. For the self-calibration of offset in the
25 mV, 55 mV, and 100 mv ranges, the converter
internally ties the inputs of the instrumentation am-
plifier together and routes them to the AIN- pin as
shown in Figure 10. For proper self-calibration of
offset to occur in the 25 mV, 55 mV, and 100 mV
ranges, the AIN- pin must be at the proper com-
mon-mode-voltage (i.e. AIN- = 0V, NBV must be
between -1.8 V to -2.5 V). For self-calibration of
offset in the 1.0 V, 2.5 V, and 5 V ranges, the inputs
of the modulator are connected together and then
routed to the VREF- pin as shown in Figure 11.
For self-calibration of gain, the differential inputs
of the modulator are connected to VREF+ and
Table 3.
Table 4. Offset and Gain Registers
Offset Register
One LSB represents 2-24 proportion of the input span (bipolar span is 2 times unipolar span)
Offset and data word bits align by MSB (bit MSB-4 of offset register changes bit MSB-4 of data)
Gain Register
The gain register span is from 0 to (2-2-23). After Reset the MSB = 1, all other bits are 0.
MSB
LSB
Register
Sign
2-2
2-3
2-4
2-5
2-6
2-19
2-20
2-21
2-22
2-23
2-24
Reset (R)
0
000000
MSB
LSB
Register
20
2-1
2-2
2-3
2-4
2-5
2-18
2-19
2-20
2-21
2-22
2-23
Reset (R)
1
0
000000
≈
AIN+
AIN-
S1
OPEN
S2
CLOSED
+
-
X20
+
-
Figure 10. Self Calibration of Offset (Low Ranges).
AIN+
AIN-
S1
OPEN
+
-
X20
+
-
S2
OPEN
S4
CLOSED
VREF-
S3
CLOSED
Figure 11. Self Calibration of Offset (High Ranges).
相关PDF资料 |
PDF描述 |
|---|---|
| LT1715IMS#TR | IC COMPARATOR 150MHZ DUAL 10MSOP |
| AD8612ARUZ-REEL | IC COMP DUAL 4NS FAST 14-TSSOP |
| AD9609BCPZ-40 | IC ADC 10BIT 40MSPS LP 32LFCSP |
| AD7276BUJZ-500RL7 | IC ADC 12BIT 3MSPS TSOT23-6 |
| LT1720IMS8#PBF | IC COMPARATOR DUAL HS 3/5V 8MSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CS5525-ASZR | 功能描述:模数转换器 - ADC IC 16Bit Delta Sigma Multi-Range ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| CS5525-BP | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:16 BIT / 20 BIT MULTI RANGE ADC WITH 4 BIT LATCH |
| CS5525-BS | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:16 BIT / 20 BIT MULTI RANGE ADC WITH 4 BIT LATCH |
| CS5526 | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:16 BIT / 20 BIT MULTI RANGE ADC WITH 4 BIT LATCH |
| CS5526-000 | 制造商:TE Connectivity 功能描述:S200-1-01 - Bulk |
发布紧急采购，3分钟左右您将得到回复。