- 您现在的位置：买卖IC网 > PDF目录10681 > CS5529-ASZ (Cirrus Logic Inc)IC ADC 16BIT W/6BIT LATCH 20SSOP PDF资料下载
参数资料
| 型号： | CS5529-ASZ |
| 厂商： | Cirrus Logic Inc |
| 文件页数： | 18/31页 |
| 文件大小： | 0K |
| 描述： | IC ADC 16BIT W/6BIT LATCH 20SSOP |
| 标准包装： | 66 |
| 位数： | 16 |
| 数据接口： | 串行 |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 3.5mW |
| 电压电源： | 模拟和数字，双 ± |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 20-SSOP（0.209"，5.30mm 宽） |
| 供应商设备封装： | 20-SSOP |
| 包装： | 管件 |
| 输入数目和类型： | 1 个差分，单极；1 个差分，双极 |
| 产品目录页面： | 755 (CN2011-ZH PDF) |
| 配用： | 598-1015-ND - EVAL BOARD FOR CS5529 |
| 其它名称： | 598-1110-5 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页
CS5529
DS246F5
25
Getting Started
The CS5529 has many features. From a software
programmer’s perspective, what should be done
first? To begin, a 32.768 kHz crystal takes approx-
imately 500 ms to start-up. To accommodate for
this, it is recommended that a software delay of ap-
proximately 500 ms to 1 second precede the pro-
cessor’s ADC initialization code before any
registers are accessed in the ADC. This delay time
is dependent on the start-up delay of the clock
source. If a CMOS clock source with no start-up
delay is being used to drive the ADC, then this de-
lay is not necessary.
The converters include an on-chip power on reset
circuit to automatically reset the ADCs shortly af-
ter power up. When power to the CS5529 is ap-
plied, the chip is held in a reset condition until the
32.768 kHz oscillator has started and a counter-
timer elapses. The counter-timer counts 1002 oscil-
lator clock cycles to make sure the oscillator is ful-
ly stable. During this time-out period the serial port
logic is reset and the RV (Reset Valid) bit in the
configuration register is set to indicate that a valid
reset occurred. In normal start-up conditions, this
power-on-reset circuit should reset the chip when
power is applied. If your application may experi-
ence abnormal power start-up conditions, the fol-
lowing
sequence
of
instructions
should
be
performed to guarantee the converter begins proper
operation:
1) After power is applied, initialize the serial port
using the serial port synchronization sequence.
2) Write a ‘1’ to the reset bit (RS) of the configu-
ration register to reset the converter.
3) Read the configuration register to determine if
the reset valid bit (RV) is set to ‘1’. If the RV
bit is not set, the configuration register should
be read again.
4) When the RV bit has been set to ‘1’, reset the
RS bit back to ‘0’ by writing to 0x000000 to the
configuration register. Note that while the RS
bit is set to ‘1’ all other register bits in the ADC
will be reset to their default state, and the RS bit
must be set to ‘0’ for normal operation of the
converters.
Once the RS bit has been set to ‘0’, the ADC is
placed in the command state were it waits for a val-
id command to execute. The next step is to load the
configuration register. If you need to do a factory
calibration, perform offset and gain calibration
steps. Then off-load the offset and gain register
contents into EEPROM. These registers can then
be initialized to these conditions when the instru-
ment is used in normal operation. Once calibration
is ready, input the command to start conversions in
either single or continuous conversion mode. Mon-
itor the SDO pin for a flag that the data is ready and
read conversion data.
PCB Layout
The CS5529 should be placed entirely over an ana-
log ground plane with the DGND pin of the device
connected to the analog ground plane. If the design
splits the ground plane, place the analog-digital
plane split immediately adjacent to the digital por-
tion of the chip.
相关PDF资料 |
PDF描述 |
|---|---|
| VI-22Z-MW-B1 | CONVERTER MOD DC/DC 2V 40W |
| AD7798BRUZ | IC ADC 16BIT SIG-DEL 3CH 16TSSOP |
| VI-22T-MY-B1 | CONVERTER MOD DC/DC 6.5V 50W |
| AD9281ARSZ | IC ADC 8BIT DUAL CMOS 28-SSOP |
| AD8564ARZ-REEL7 | IC COMPARATOR QUAD 7NS 16SOIC TR |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CS5529-ASZR | 功能描述:模数转换器 - ADC IC Prgrmbl Dlt Sigma ADC w/6-Bit Latch RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| CS5530 | 制造商:Texas Instruments 功能描述: |
| CS5530_0911 | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:24-bit ADC with Ultra-low-noise Amplifier |
| CS5530A | 制造商:AMD 制造商全称:Advanced Micro Devices 功能描述:AMD Geode CS5530A Companion Device |
| CS5530A-UCE | 制造商:AMD 制造商全称:Advanced Micro Devices 功能描述:AMD Geode CS5530A Companion Device |
发布紧急采购，3分钟左右您将得到回复。