- 您现在的位置：买卖IC网 > PDF目录10671 > CS5533-ASZ (Cirrus Logic Inc)IC ADC 16BIT PGIA 2-CH 24-SSOP PDF资料下载
参数资料
| 型号： | CS5533-ASZ |
| 厂商： | Cirrus Logic Inc |
| 文件页数： | 7/43页 |
| 文件大小： | 0K |
| 描述： | IC ADC 16BIT PGIA 2-CH 24-SSOP |
| 标准包装： | 59 |
| 位数： | 16 |
| 采样率（每秒）： | 3.84k |
| 数据接口： | 串行 |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 45mW |
| 电压电源： | 模拟和数字，双 ± |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 24-SSOP（0.209"，5.30mm 宽） |
| 供应商设备封装： | 24-SSOP |
| 包装： | 管件 |
| 输入数目和类型： | 4 个差分，单极；4 个差分，双极 |
| 产品目录页面： | 755 (CN2011-ZH PDF) |
| 其它名称： | 598-1114-5 |
第1页第2页第3页第4页第5页第6页当前第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页
CS5531/32/33/34-AS
DS289F5
15
instruct the converter to perform single or multiple
conversions or calibrations with the converter in
the mode defined by one of these Setups.
Using the single conversion mode, an 8-bit com-
mand word can be written into the serial port. The
command includes pointer bits which ‘point’ to a
16-bit command in one of the Channel Setup Reg-
isters which is to be executed. The 16-bit Setups
can be programmed to perform a conversion on any
of the input channels of the converter. More than
one of the 16-bit Setups can be used for the same
analog input channel. This allows the user to con-
vert on the same signal with either a different con-
version speed, a different gain range, or any of the
other options available in the channel setup regis-
ters. Alternately, the user can set up the registers to
perform different conversion conditions on each of
the input channels.
The ADCs also include continuous conversion ca-
pability. The ADCs can be instructed to continu-
ously convert, referencing one 16-bit command
Setup. In the continuous conversions mode, the
conversion data words are loaded into a shift regis-
ter. The converter issues a flag on the SDO pin
when a conversion cycle is completed so the user
can read the register, if need be. See the section on
Performing Conversions for more details.
The following pages document how to initialize the
converter, perform offset and gain calibrations, and
how to configure the converter for the various con-
version modes. Each of the bits of the configuration
register and of the Channel Setup Registers is de-
scribed. A list of examples follows the description
section. Also the Command Register Quick Refer-
ence can be used to decode all valid commands (the
first 8-bits into the serial port).
2.2.1. System Initialization
The CS5531/32/33/34 provide no power-on-reset
function. To initialize the ADCs, the user must per-
form a software reset by resetting the ADC’s serial
port with the Serial Port Initialization sequence.
This sequence resets the serial port to the command
mode and is accomplished by transmitting at least
15 SYNC1 command bytes (0xFF hexadecimal),
followed by one SYNC0 command (0xFE hexa-
decimal). Note that this sequence can be initiated at
anytime to reinitialize the serial port. To complete
the system initialization sequence, the user must
also perform a system reset sequence which is as
follows: Write a logic 1 into the RS bit of the con-
figuration register. This will reset the calibration
registers and other logic (but not the serial port). A
valid reset will set the RV bit in the configuration
register to a logic 1. After writing the RS bit to a
logic 1, wait 20 microseconds, then write the RS bit
back to logic 0. While this involves writing an en-
tire word into the configuration register, the RV bit
is a read only bit, therefore a write to the configu-
ration register will not overwrite the RV bit. After
clearing the RS bit back to logic 0, read the config-
uration register to check the state of the RV bit as
this indicates that a valid reset occurred. Reading
the configuration register clears the RV bit back to
logic 0.
Completing the reset cycle initializes the on-chip
registers to the following states:
Note:
Previous datasheets stated that the RS bit
would clear itself back to logic 0 and therefore
the user was not required to write the RS bit
back to logic 0. The current data sheet
instruction that requires the user to write into
the configuration register to clear the RS bit
has been added to insure that the RS bit is
cleared. Characterization across multiple lots
of silicon has indicated some chips do not
automatically reset the RS bit to logic 0 in the
configuration register, although the reset
function is completed. This occurs only on
small number of chips when the VA- supply is
negative with respect to DGND. This has not
Configuration Register:
00000000(H)
Offset Registers:
00000000(H)
Gain Registers:
01000000(H)
Channel Setup Registers:
00000000(H)
相关PDF资料 |
PDF描述 |
|---|---|
| AD7866BRUZ | IC ADC 12BIT 2CH DUAL 20-TSSOP |
| VE-B1R-MX-F1 | CONVERTER MOD DC/DC 7.5V 75W |
| VI-B1T-MW | CONVERTER MOD DC/DC 6.5V 100W |
| AD7367BRUZ | IC ADC 14BIT SAR 1MSPS 24TSSOP |
| VE-21R-MX | CONVERTER MOD DC/DC 7.5V 75W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CS5533-ASZ/H1 | 制造商:Cirrus Logic 功能描述: |
| CS5533-ASZR | 功能描述:模数转换器 - ADC IC 16-Bit ADCs w/UltraLw Noise PGIA RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| CS5534 | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:16 BIT AND 24 BIT ADCS WITH ULTRA LOW NOISE PGIA |
| CS5534-AS | 功能描述:模数转换器 - ADC 4-Ch 24-Bit ADCs w/ Ultra Low Noise PGIA RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| CS5534-ASR | 功能描述:模数转换器 - ADC IC 24-Bit ADCs w/UltraLw Noise PGIA RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
发布紧急采购，3分钟左右您将得到回复。