- 您现在的位置：买卖IC网 > PDF目录380119 > CY22393 (Cypress Semiconductor Corp.) -bit AVR Microcontroller with 8K Bytes In- System Programmable Flash PDF资料下载
参数资料
| 型号： | CY22393 |
| 厂商： | Cypress Semiconductor Corp. |
| 元件分类： | 8位微控制器 |
| 英文描述： | -bit AVR Microcontroller with 8K Bytes In- System Programmable Flash |
| 中文描述： | 位AVR微控制器具有8K字节的系统内可编程闪存 |
| 文件页数： | 6/19页 |
| 文件大小： | 246K |
| 代理商： | CY22393 |
CY22393
CY22394
CY22395
Document #: 38-07186 Rev. *B
Page 6 of 19
Memory Bitmap Definitions
Clk{A–D}_Div[6:0]
Each of the four main output clocks (CLKA–CLKD) features a
7-bit linear output divider. Any divider setting may be used
between 1 and 127 by programming the value of the desired
divider into this register. Odd divide values are automatically
duty-cycle corrected. Setting a divide value of zero powers
down the divider and forces the output to a three-state
condition.
CLKA and CLKB have two divider registers, selected by the
DivSel bit (which in turn is selected by S2, S1, and S0). This
allows dynamic changing of the output divider value. For the
CY22394 device, ClkD_Div = 000001.
ClkE_Div[1:0]
CLKE has a simpler divider.
For the CY22394, set
ClkE_Div = 01.
Clk*_FS[2:0]
Each of the four main output clocks (CLKA–CLKD) has a
three-bit code that determines the clock sources for the output
divider. The available clock sources are: Reference, PLL1,
PLL2, and PLL3. Each PLL provides both positive and
negative phased outputs, for a total of seven clock sources.
Note that the phase is a relative measure of the PLL output
phases. No absolute phase relation exists at the outputs.
Xbuf_OE
This bit enables the XBUF output when HIGH. For the
CY22395, Xbuf_OE = 0.
PdnEn
This bit selects the function of the SHUTDOWN/OE pin. When
this bit is HIGH, the pin is an active LOW shutdown control.
When this bit is LOW, this pin is an active HIGH output enable
control.
Clk*_ACAdj[1:0]
These bits modify the output predrivers, changing the duty
cycle through the pads. These are nominally set to 01, with a
higher value shifting the duty cycle higher. The performance of
the nominal setting is guaranteed.
Clk*_DCAdj[1:0]
These bits modify the DC drive of the outputs. The perfor-
mance of the nominal setting is guaranteed.
PLL*_Q[7:0]
PLL*_P[9:0]
PLL*_P0
These are the 8-bit Q value and 11-bit P values that determine
the PLL frequency. The formula is:
PLL*_LF[2:0]
These bits adjust the loop filter to optimize the stability of the
PLL. The following table can be used to guarantee stability.
However, CyClocksRT uses a more complicated algorithm to
set the loop filter for enhanced jitter performance. It is recom-
mended to use the Print Preview function in CyClocksRT to
determine the charge pump settings for optimal jitter perfor-
mance.
PLL*_En
This bit enables the PLL when HIGH. If PLL2 or PLL3 are not
enabled, then any output selecting the disabled PLL must
have a divider setting of zero (off). Since the PLL1_En bit is
dynamic, internal logic automatically turns off dependent
outputs when PLL1_En goes LOW.
DivSel
This bit controls which register is used for the CLKA and CLKB
dividers.
ClkE_Div[1:0]
00
01
10
11
ClkE Output
Off
PLL1 0
°
Phase/4
PLL1 0
°
Phase/2
PLL1 0
°
Phase/3
Clk*_FS[2:0]
000
001
010
011
100
101
110
111
Clock Source
Reference Clock
Reserved
PLL1 0
°
Phase
PLL1 180
°
Phase
PLL2 0
°
Phase
PLL2 180
°
Phase
PLL3 0
°
Phase
PLL3 180
°
Phase
Clk*_DCAdj[1:0]
00
01
10
11
Output Drive Strength
–30% of nominal
Nominal
+15% of nominal
+50% of nominal
PLL*_LF[2:0]
000
001
010
011
100
P
T
Min
16
232
627
835
1044
P
T
Max
231
626
834
1043
1600
F
PLL
F
REF
P
T
Q
T
+
-------
×
=
P
T
2
P
3
+
(
)
×
(
)
PO
=
Q
t
Q
2
+
=
相关PDF资料 |
PDF描述 |
|---|---|
| CY22394 | -bit AVR Microcontroller with 8K Bytes In- System Programmable Flash |
| CY2254A | Pentium Processor Compatible Clock Synthesizer/Driver(奔腾处理器兼容的时钟合成器/驱动器) |
| CY2254 | Two-PLL Clock Generator(二锁相环时钟发生器) |
| CY2256 | Pentium and Cyrix 6x86 Compatible Clock Synthesizer/Driver for OPTi Viper Chipset(应用于 OPTi Viper芯片组的奔腾和 Cyrix公司 6x86兼容的时钟合成器/驱动器) |
| CY2273A | Pentium㈢/II, 6x86, K6 Clock Synthesizer/Driver for Desktop PCs with Intel 82430TX, 82440LX or ALI IV/IV+, AGP and 3 DIMMs |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CY22393_09 | 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:Three-PLL Serial-Programmable Flash-Programmable Clock Generator |
| CY223931 | 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:Three-PLL Serial-Programmable Flash-Programmable Clock Generator |
| CY223931FXI | 功能描述:时钟发生器及支持产品 3-PLL Flash Clk Gen 1MHz-166MHz RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| CY22393FC | 功能描述:IC CLKSYN SRL/FLASH 3PLL 16TSSOP RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 产品变化通告:Product Discontinuation 04/May/2011 标准包装:96 系列:- 类型:时钟倍频器，零延迟缓冲器 PLL:带旁路 输入:LVTTL 输出:LVTTL 电路数:1 比率 - 输入:输出:1:8 差分 - 输入:输出:无/无 频率 - 最大:133.3MHz 除法器/乘法器:是/无 电源电压:3 V ~ 3.6 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:管件 其它名称:23S08-5HPGG |
| CY22393FCT | 制造商:Cypress Semiconductor 功能描述:Programmable PLL Clock Generator Triple 16-Pin TSSOP T/R |
发布紧急采购，3分钟左右您将得到回复。