- 您现在的位置：买卖IC网 > PDF目录380119 > CY22393 (Cypress Semiconductor Corp.) -bit AVR Microcontroller with 8K Bytes In- System Programmable Flash PDF资料下载
参数资料
| 型号： | CY22393 |
| 厂商： | Cypress Semiconductor Corp. |
| 元件分类： | 8位微控制器 |
| 英文描述： | -bit AVR Microcontroller with 8K Bytes In- System Programmable Flash |
| 中文描述： | 位AVR微控制器具有8K字节的系统内可编程闪存 |
| 文件页数： | 8/19页 |
| 文件大小： | 246K |
| 代理商： | CY22393 |
CY22393
CY22394
CY22395
Document #: 38-07186 Rev. *B
Page 8 of 19
Serial Programming Interface (SPI) Protocol
and Timing
The CY22393,CY22394 and CY22395 utilizes a 2-serial-wire
interface SDAT and SCLK that operates up to 400 kbits/sec in
Read or Write mode. The basic Write serial format is as
follows:
Start Bit; 7-bit Device Address (DA); R/W Bit; Slave Clock
Acknowledge (ACK); 8-bit Memory Address (MA); ACK; 8-bit
Data; ACK; 8-bit Data in MA+1 if desired; ACK; 8-bit Data in
MA+2; ACK; etc. until STOP Bit. The basic serial format is
illustrated in
Figure 2
.
Default Startup Condition for the CY22393/94/95
The default (programmed) condition of each device is
generally set by the distributor, who will program the device
using a customer-specified JEDEC file produced by
CyClocksRT, Cypress’s proprietary development software.
Parts shipped by the factory are blank and unprogrammed. In
this condition, all bits are set to 0, all outputs are three-stated,
and the crystal oscillator circuit is active.
While users can develop their own subroutine to program any
or all of the individual registers as described in the following
pages, it may be easier to simply use CyClocksRT to produce
the required register setting file.
Device Address
The device address is a 7-bit value that is configured during
Field Programming. By programming different device
addresses, two or more parts can be connected to the serial
interface and be independently controlled. The device address
is combined with a read/write bit as the LSB and is sent after
each start bit.
The default serial interface address is 69H, but should there
be a conflict with any other devices in your system, this can
also be changed using CyClocksRT.
Data Valid
Data is valid when the clock is HIGH, and may only be transi-
tioned when the clock is LOW as illustrated in
Figure 3
.
Data Frame
Every new data frame is indicated by a start and stop
sequence, as illustrated in
Figure 4
.
Start Sequence - Start Frame is indicated by SDAT going LOW
when SCLK is HIGH. Every time a start signal is given, the next
8-bit data must be the device address (seven bits) and a R/W
bit, followed by register address (eight bits) and register data
(eight bits).
Stop Sequence - Stop Frame is indicated by SDAT going HIGH
when SCLK is HIGH. A Stop Frame frees the bus for writing to
another part on the same bus or writing to another random
register address.
Acknowledge Pulse
During Write Mode the CY22393,CY22394 and CY22395 will
respond with an Acknowledge pulse after every eight bits. This
is accomplished by pulling the SDAT line LOW during the N*9
th
clock cycle as illustrated in
Figure 5
. (N = the number of bytes
transmitted). During Read Mode the acknowledge pulse after
the data packet is sent is generated by the master.
Write Operations
Writing Individual Bytes
A valid write operation must have a full 8-bit register address
after the device address word from the master, which is
followed by an acknowledge bit from the slave (ack = 0/LOW).
The next eight bits must contain the data word intended for
storage. After the data word is received, the slave responds
with another acknowledge bit (ack = 0/LOW), and the master
must end the write sequence with a STOP condition.
Writing Multiple Bytes
In order to write more than one byte at a time, the master does
not end the write sequence with a stop condition. Instead, the
master can send multiple contiguous bytes of data to be
stored. After each byte, the slave responds with an
acknowledge bit, just like after the first byte, and will accept
data until the acknowledge bit is responded to by the STOP
condition. When receiving multiple bytes, the CY22393,
CY22394, and CY22395 internally increments the register
address.
4CH
4DH
4EH
4FH
50H
51H
52H
53H
54H
55H
56H
57H
100
PLL1_Q[7:0]
PLL1_P[7:0]
DivSel
PLL1_En
PLL1_LF[2:0]
PLL1_Q[7:0]
PLL1_P[7:0]
PLL1_LF[2:0]
PLL1_Q[7:0]
PLL1_P[7:0]
PLL1_LF[2:0]
PLL1_Q[7:0]
PLL1_P[7:0]
PLL1_LF[2:0]
PLL1_PO
PLL1_P[9:8]
101
DivSel
PLL1_En
PLL1_PO
PLL1_P[9:8]
110
DivSel
PLL1_En
PLL1_PO
PLL1_P[9:8]
111
DivSel
PLL1_En
PLL1_PO
PLL1_P[9:8]
Addr
S2
(1,0)
b7
b6
b5
b4
b3
b2
b1
b0
相关PDF资料 |
PDF描述 |
|---|---|
| CY22394 | -bit AVR Microcontroller with 8K Bytes In- System Programmable Flash |
| CY2254A | Pentium Processor Compatible Clock Synthesizer/Driver(奔腾处理器兼容的时钟合成器/驱动器) |
| CY2254 | Two-PLL Clock Generator(二锁相环时钟发生器) |
| CY2256 | Pentium and Cyrix 6x86 Compatible Clock Synthesizer/Driver for OPTi Viper Chipset(应用于 OPTi Viper芯片组的奔腾和 Cyrix公司 6x86兼容的时钟合成器/驱动器) |
| CY2273A | Pentium㈢/II, 6x86, K6 Clock Synthesizer/Driver for Desktop PCs with Intel 82430TX, 82440LX or ALI IV/IV+, AGP and 3 DIMMs |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CY22393_09 | 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:Three-PLL Serial-Programmable Flash-Programmable Clock Generator |
| CY223931 | 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:Three-PLL Serial-Programmable Flash-Programmable Clock Generator |
| CY223931FXI | 功能描述:时钟发生器及支持产品 3-PLL Flash Clk Gen 1MHz-166MHz RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| CY22393FC | 功能描述:IC CLKSYN SRL/FLASH 3PLL 16TSSOP RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 产品变化通告:Product Discontinuation 04/May/2011 标准包装:96 系列:- 类型:时钟倍频器，零延迟缓冲器 PLL:带旁路 输入:LVTTL 输出:LVTTL 电路数:1 比率 - 输入:输出:1:8 差分 - 输入:输出:无/无 频率 - 最大:133.3MHz 除法器/乘法器:是/无 电源电压:3 V ~ 3.6 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:管件 其它名称:23S08-5HPGG |
| CY22393FCT | 制造商:Cypress Semiconductor 功能描述:Programmable PLL Clock Generator Triple 16-Pin TSSOP T/R |
发布紧急采购，3分钟左右您将得到回复。