参数资料
型号: CY22393
厂商: Cypress Semiconductor Corp.
元件分类: 8位微控制器
英文描述: -bit AVR Microcontroller with 8K Bytes In- System Programmable Flash
中文描述: 位AVR微控制器具有8K字节的系统内可编程闪存
文件页数: 7/19页
文件大小: 246K
代理商: CY22393
CY22393
CY22394
CY22395
Document #: 38-07186 Rev. *B
Page 7 of 19
OscCap[5:0]
This controls the internal capacitive load of the oscillator. The
approximate effective crystal load capacitance is:
Set to zero for external reference clock.
OscDrv[1:0]
These bits control the crystal oscillator gain setting. These
should always be set according to the following table. The
parameters are the Crystal Frequency, Internal Crystal
Parasitic Resistance (available from the manufacturer), and
the OscCap setting during crystal start-up (which occurs when
power is applied, or after shutdown is released). If in doubt,
use the next higher setting.
For external reference, the following table must be used.
Reserved
These bits must be programmed LOW for proper operation of
the device.
Serial Programming Bitmaps — Summary Tables
C
LOAD
6pF
OscCap
0.375pF
×
(
)
+
=
OscCap
Crystal Freq\ R
8–15 MHz
15–20 MHz
20–25 MHz
25–30 MHz
00H–20H
30
00
01
01
10
20H–30H
30
01
01
10
10
30H–40H
30
01
10
10
11
60
01
10
10
10
60
10
10
10
11
60
10
10
11
NA
External Freq (MHz)
OscDrv[1:0]
1–25
00
25–50
01
50–90
10
90–166
11
Addr
08H
09H
0AH
0BH
0CH
0DH
0EH
0FH
10H
11H
12H
13H
14H
15H
16H
17H
DivSel
0
1
0
1
b7
b6
b5
b4
b3
b2
b1
b0
ClkA_FS[0]
ClkA_FS[0]
ClkB_FS[0]
ClkB_FS[0]
ClkC_FS[0]
ClkD_FS[0]
ClkA_Div[6:0]
ClkA_Div[6:0]
ClkB_Div[6:0]
ClkB_Div[6:0]
ClkC_Div[6:0]
ClkD_Div[6:0]
ClkD_FS[2:1]
Clk{C,X}_ACAdj[1:0]
ClkX_DCAdj[1]
ClkC_FS[2:1]
Clk{A,B,D,E}_ACAdj[1:0]
Clk{D,E}_DCAdj[1]
ClkB_FS[2:1]
PdnEn
ClkC_DCAdj[1]
ClkA_FS[2:1]
ClkE_Div[1:0]
Clk{A,B}_DCAdj[1]
Xbuf_OE
PLL2_Q[7:0]
PLL2_P[7:0]
Reserved
PLL2_En
PLL2_LF[2:0]
PLL2_PO
PLL2_P[9:8]
PLL3_Q[7:0]
PLL3_P[7:0]
Reserved
PLL3_En
PLL3_LF[2:0]
PLL3_PO
PLL3_P[9:8]
Osc_Drv[1:0]
Osc_Cap[5:0]
Addr
40H
41H
42H
43H
44H
45H
46H
47H
48H
49H
4AH
4BH
S2
(1,0)
000
b7
b6
b5
b4
PLL1_Q[7:0]
PLL1_P[7:0]
PLL1_LF[2:0]
PLL1_Q[7:0]
PLL1_P[7:0]
PLL1_LF[2:0]
PLL1_Q[7:0]
PLL1_P[7:0]
PLL1_LF[2:0]
PLL1_Q[7:0]
PLL1_P[7:0]
PLL1_LF[2:0]
b3
b2
b1
b0
DivSel
PLL1_En
PLL1_PO
PLL1_P[9:8]
001
DivSel
PLL1_En
PLL1_PO
PLL1_P[9:8]
010
DivSel
PLL1_En
PLL1_PO
PLL1_P[9:8]
011
DivSel
PLL1_En
PLL1_PO
PLL1_P[9:8]
相关PDF资料
PDF描述
CY22394 -bit AVR Microcontroller with 8K Bytes In- System Programmable Flash
CY2254A Pentium Processor Compatible Clock Synthesizer/Driver(奔腾处理器兼容的时钟合成器/驱动器)
CY2254 Two-PLL Clock Generator(二锁相环时钟发生器)
CY2256 Pentium and Cyrix 6x86 Compatible Clock Synthesizer/Driver for OPTi Viper Chipset(应用于 OPTi Viper芯片组的奔腾和 Cyrix公司 6x86兼容的时钟合成器/驱动器)
CY2273A Pentium㈢/II, 6x86, K6 Clock Synthesizer/Driver for Desktop PCs with Intel 82430TX, 82440LX or ALI IV/IV+, AGP and 3 DIMMs
相关代理商/技术参数
参数描述
CY22393_09 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:Three-PLL Serial-Programmable Flash-Programmable Clock Generator
CY223931 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:Three-PLL Serial-Programmable Flash-Programmable Clock Generator
CY223931FXI 功能描述:时钟发生器及支持产品 3-PLL Flash Clk Gen 1MHz-166MHz RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56
CY22393FC 功能描述:IC CLKSYN SRL/FLASH 3PLL 16TSSOP RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:- 产品变化通告:Product Discontinuation 04/May/2011 标准包装:96 系列:- 类型:时钟倍频器,零延迟缓冲器 PLL:带旁路 输入:LVTTL 输出:LVTTL 电路数:1 比率 - 输入:输出:1:8 差分 - 输入:输出:无/无 频率 - 最大:133.3MHz 除法器/乘法器:是/无 电源电压:3 V ~ 3.6 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:16-TSSOP(0.173",4.40mm 宽) 供应商设备封装:16-TSSOP 包装:管件 其它名称:23S08-5HPGG
CY22393FCT 制造商:Cypress Semiconductor 功能描述:Programmable PLL Clock Generator Triple 16-Pin TSSOP T/R