- 您现在的位置：买卖IC网 > PDF目录298981 > DAC8571IDGKR (TEXAS INSTRUMENTS INC) SERIAL INPUT LOADING, 13 us SETTLING TIME, 16-BIT DAC, PDSO8 PDF资料下载
参数资料
| 型号： | DAC8571IDGKR |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | DAC |
| 英文描述： | SERIAL INPUT LOADING, 13 us SETTLING TIME, 16-BIT DAC, PDSO8 |
| 封装： | GREEN, PLASTIC, MSOP-8 |
| 文件页数： | 4/30页 |
| 文件大小： | 825K |
| 代理商： | DAC8571IDGKR |
第1页第2页第3页当前第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页
www.ti.com
Output Amplifier
I
2C Interface
Change of Data Allowed
Data Line
Stable;
Data Valid
SDA
SCL
DAC8571
SLAS373A – DECEMBER 2002 – REVISED JULY 2003
THEORY OF OPERATION (continued)
The output buffer is a gain-of-2 noninverting amplifier capable of generating rail-to-rail voltages at its output,
which gives an output range of 0 V to VDD. It is capable of driving a load of 2 k in parallel with 1000 pF to GND.
The source and sink capabilities (fast settling) of the output amplifier can be seen in the typical curves. The slew
rate is 1 V/s with a full-scale settling time of 10 s with the output loaded. The feedback and gain setting
resistors of the amplifier are in the order of 50 k
. Their absolute value can be off significantly, but they are
matched to within 0.1%.
The inverting input of the output amplifier is brought out to the VSENSE pin, through the feedback resistor. This
allows for better accuracy in critical applications by tying the VSENSE point and the amplifier output together
directly at the load. Other signal conditioning circuitry may also be connected between these points for specific
applications including current sourcing.
The DAC8571 uses the I
2C interface (see I2C-Bus Specification Version 2.1, January 2000, Philips
Semiconductor) to receive and transmit digital data. I
2C is a 2-wire serial interface that allows multiple devices on
the same bus to communicate with each other. The serial bus consists of the serial data (SDA) and serial clock
(SCL) lines. Connections to the SDA and SCL lines of the bus are made through open drain IO pins of each
device on the bus. Since the devices that connect to the bus have open drain outputs, the bus should include
pullup structures. When the bus is not active, both SCL and SDA lines are pulled high by these pullup devices.
The DAC8571 supports the I
2C serial bus and data transmission protocol, in all three defined modes: standard
(100 Kbps), fast (400 kBps), and high speed (3.4 Mbps).
I
2C specification states that the device that controls the message is called a master, and the devices that are
controlled by the master are slaves. The master device generates the SCL signal. A master device also
generates special timing conditions (start condition, repeated start condition, and stop condition) on the bus to
indicate the start or stop of a data transfer. Device addressing is also done by the master. The master device on
an I
2C bus is usually a microcontroller or a digital signal processor (DSP). The DAC8571 on the other hand,
operates as a slave device on the I
2C bus. A slave device acknowledges master's commands and upon master's
control, either receives or transmits data.
I
2C specification states that a device that sends data onto the bus is defined as a transmitter, and a device
receiving data from the bus is defined as a receiver. DAC8571 normally operates as a slave receiver. A master
device writes to DAC8571, a slave receiver. However, if a master device inquires DAC8571 internal register data,
DAC8571, operates as a slave transmitter. In this case, the master device reads from the DAC8571, a slave
transmitter. According to I
2C terminology, read and write are with respect to the master device.
Other than specific timing signals, I
2C interface works with serial bytes. At the end of each byte, a 9th clock cycle
is used to generate/detect an acknowledge signal. An acknowledge is when the SDA line is pulled low during the
high period of 9
th clock cycle. A not-acknowledge is when SDA line is left high during the high period of the 9th
clock cycle.
Figure 29. Valid Data
12
相关PDF资料 |
PDF描述 |
|---|---|
| DAC8801IDGKRG4 | SERIAL INPUT LOADING, 0.5 us SETTLING TIME, 14-BIT DAC, PDSO8 |
| DAD-15 | FEMALE; MALE, D SUBMINIATURE CONNECTOR, SOLDER |
| DBD-25 | FEMALE; MALE, D SUBMINIATURE CONNECTOR, SOLDER |
| DCD-37 | FEMALE; MALE, D SUBMINIATURE CONNECTOR, SOLDER |
| DDD-50 | FEMALE; MALE, D SUBMINIATURE CONNECTOR, SOLDER |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DAC8571IDGKRG4 | 功能描述:数模转换器- DAC Lo-Pwr R-To-R Output 16-Bit I2C Input RoHS:否 制造商:Texas Instruments 转换器数量:1 DAC 输出端数量:1 转换速率:2 MSPs 分辨率:16 bit 接口类型:QSPI, SPI, Serial (3-Wire, Microwire) 稳定时间:1 us 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-14 封装:Tube |
| DAC8574 | 制造商:TI 制造商全称:Texas Instruments 功能描述:QUAD, 16-BIT, LOW-POWER, VOLTAGE OUTPUT, I2C INTERFACE DIGITAL-TO-ANALOG CONVERTER |
| DAC8574EVM | 功能描述:数据转换 IC 开发工具 DAC8574 Eval Mod RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V |
| DAC8574IPW | 功能描述:数模转换器- DAC Lo-Pwr Quad R-To-R Out 16-Bit I2C Input RoHS:否 制造商:Texas Instruments 转换器数量:1 DAC 输出端数量:1 转换速率:2 MSPs 分辨率:16 bit 接口类型:QSPI, SPI, Serial (3-Wire, Microwire) 稳定时间:1 us 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-14 封装:Tube |
| DAC8574IPWG4 | 功能描述:数模转换器- DAC Lo-Pwr Quad R-To-R Out 16-Bit I2C Input RoHS:否 制造商:Texas Instruments 转换器数量:1 DAC 输出端数量:1 转换速率:2 MSPs 分辨率:16 bit 接口类型:QSPI, SPI, Serial (3-Wire, Microwire) 稳定时间:1 us 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-14 封装:Tube |
发布紧急采购，3分钟左右您将得到回复。