参数资料
型号: DC1067A-B
厂商: Linear Technology
文件页数: 5/20页
文件大小: 0K
描述: BOARD DELTA SIGMA ADC LTC2450-1
软件下载: QuikEval System
设计资源: DC1067A Design File
DC1067A Schematic
标准包装: 1
系列: QuikEval™
ADC 的数量: 1
位数: 16
采样率(每秒): 30
数据接口: 串行,SPI?
已用 IC / 零件: LTC2450-1
已供物品:
相关产品: LTC2450IDC#TRPBF-ND - IC ADC 16BIT DELTA SIG 6-DFN
LTC2450IDC-1#TRPBF-ND - IC ADC 16BIT DELTA SIG 6-DFN
LTC2450IDC-1#TRMPBFTR-ND - IC ADC 16BIT DELTA SIG 6-DFN
LTC2450IDC#TRMPBFTR-ND - IC ADC 16BIT DELTA SIG 6-DFN
LTC2450CDC-1#TRPBF-ND - IC ADC 16BIT DELTA SIG 6-DFN
LTC2450CDC-1#TRMPBFTR-ND - IC ADC 16BIT DELTA SIG 6-DFN
LTC2450CDC#TRPBF-ND - IC ADC 16BIT DELTA SIG 6-DFN
LTC2450CDC#TRMPBFTR-ND - IC ADC 16BIT DELTA SIG 6-DFN
LTC2450
13
2450fb
APPLICATIONS INFORMATION
2450 F12
D15
D14
D13
D12
D2
D1
D0
SD0
clk1
clk2
clk3
clk4
clk15
clk16
clk17
SCK
CONVERT
SLEEP
DATA OUTPUT
CS = LOW
Figure 12. 2-Wire, Idle-High (CPOL = 1) Serial Clock, Operation Example
2450 F13
D15
D14
D13
D12
D2
D1
D0
SD0
CS = LOW
clk1
clk2
clk3
clk14
clk4
clk15
clk16
SCK
CONVERT
DATA OUTPUT
Figure 13. 2-Wire, Idle-Low (CPOL = 0) Serial Clock Operation Example
2-Wire Operation
The 2-wire operation modes, while reducing the number of
required control signals, should be used only if the LTC2450
low power sleep capability is not required. In addition the
option to abort serial data transfers is no longer available.
Hardwire CS to GND for 2-wire operation.
Figure 12 shows a 2-wire operation sequence which uses
an idle-high (CPOL = 1) serial clock signal. The conversion
status can be monitored at the SDO output. Following a
conversion cycle, the ADC enters SLEEP state and the
SDO output transitions from HIGH to LOW. Subsequently
16 clock pulses are applied to the SCK input in order
to serially shift the 16 bit result. Finally, the 17th clock
pulse is applied to the SCK input in order to trigger a new
conversion cycle.
Figure 13 shows a 2-wire operation sequence which uses
an idle-low (CPOL = 0) serial clock signal. The conversion
status cannot be monitored at the SDO output. Following
a conversion cycle, the LTC2450 bypasses the SLEEP
state and immediately enters the DATA OUTPUT state. At
this moment the SDO pin outputs the most signicant bit
(D15) of the conversion result. The user must use external
timing in order to determine the end of conversion and
result availability. Subsequently 16 clock pulses are applied
to SCK in order to serially shift the 16-bit result. The 16th
clock falling edge triggers a new conversion cycle.
PRESERVING THE CONVERTER ACCURACY
The LTC2450 is designed to reduce as much as possible
the conversion result sensitivity to device decoupling,
PCB layout, antialiasing circuits, line and frequency
perturbations. Nevertheless, in order to preserve the
very high accuracy capability of this part, some simple
precautions are desirable.
相关PDF资料
PDF描述
ECM25DCCH CONN EDGECARD 50POS R/A .156 SLD
EBM28DRTI CONN EDGECARD 56POS DIP .156 SLD
ECM25DCCD CONN EDGECARD 50POS R/A .156 SLD
ECM25DCBN CONN EDGECARD 50POS R/A .156 SLD
MLF1608C220M INDUCTOR MULTILAYER 22UH 0603
相关代理商/技术参数
参数描述
DC106R 制造商:未知厂家 制造商全称:未知厂家 功能描述:Analog IC
DC107 制造商:未知厂家 制造商全称:未知厂家 功能描述:Analog IC
DC1073A 制造商:Linear Technology 功能描述:LT3845EFE DEMO BOARD
DC1074A 功能描述:BOARD DAC LTC2630-12 RoHS:是 类别:编程器,开发系统 >> 评估板 - 数模转换器 (DAC) 系列:QuikEval™ 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- DAC 的数量:4 位数:12 采样率(每秒):- 数据接口:串行,SPI? 设置时间:3µs DAC 型:电流/电压 工作温度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
DC1075A 功能描述:BOARD COMPANION RoHS:是 类别:编程器,开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:- 主要目的:数字电位器 嵌入式:- 已用 IC / 零件:AD5258 主要属性:- 次要属性:- 已供物品:板 相关产品:AD5258BRMZ1-ND - IC POT DGTL I2C1K 64P 10MSOPAD5258BRMZ10-ND - IC POT DGTL I2C 10K 64P 10MSOPAD5258BRMZ100-ND - IC POT DGTL I2C 100K 64P 10MSOPAD5258BRMZ50-ND - IC POT DGTL I2C 50K 64P 10MSOPAD5258BRMZ1-R7-ND - IC POT DGTL I2C 1K 64P 10MSOPAD5258BRMZ10-R7-ND - IC POT DGTL I2C 10K 64P 10MSOPAD5258BRMZ50-R7-ND - IC POT DGTL I2C 50K 64P 10MSOPAD5258BRMZ100-R7-ND - IC POT DGTL I2C 100K 64P 10MSOP