- 您现在的位置：买卖IC网 > PDF目录17061 > DC846A (Linear Technology)BOARD DELTA SIGMA ADC LTC2447 PDF资料下载
参数资料
| 型号： | DC846A |
| 厂商： | Linear Technology |
| 文件页数： | 10/28页 |
| 文件大小： | 0K |
| 描述： | BOARD DELTA SIGMA ADC LTC2447 |
| 软件下载： | QuikEval System |
| 设计资源： | DC846A Design File DC846A Schematic |
| 标准包装： | 1 |
| 系列： | QuikEval™ |
| ADC 的数量： | 1 |
| 位数： | 24 |
| 采样率（每秒）： | 8k |
| 数据接口： | MICROWIRE?，串行，SPI? |
| 已用 IC / 零件： | LTC2447 |
| 已供物品： | 板 |
| 相关产品： | LTC2447IUHF#PBF-ND - IC ADC 24BIT 8CH HI SPEED 38QFN LTC2447CUHF#PBF-ND - IC ADC 24BIT 8CH HI SPEED 38QFN LTC2447IUHF#TRPBF-ND - IC ADC 24BIT 8CH HI SPEED 38QFN LTC2447CUHF#TRPBF-ND - IC ADC 24BIT 8CH HI SPEED 38QFN |
第1页第2页第3页第4页第5页第6页第7页第8页第9页当前第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
LTC2446/LTC2447
18
24467fa
Internal Serial Clock, Single Cycle Operation
This timing mode uses an internal serial clock to shift out
the conversion result and a CS signal to monitor and
control the state of the conversion cycle, see Figure 7.
In order to select the internal serial clock timing mode, the
EXT pin must be tied HIGH.
The serial data output pin (SDO) is Hi-Z as long as CS is
HIGH. At any time during the conversion cycle, CS may be
pulled LOW in order to monitor the state of the converter.
Once CS is pulled LOW, SCK goes LOW and EOC is output
to the SDO pin. EOC = 1 while a conversion is in progress
and EOC = 0 if the device is in the sleep state. Alternatively,
BUSY (Pin 2) may be used to monitor the status of the
conversion in progress. BUSY is HIGH during the conver-
Figure 7. Internal Serial Clock, Single Cycle Operation
sion and goes LOW at the conclusion. It remains LOW until
the result is read from the device.
When testing EOC, if the conversion is complete (EOC = 0),
the device will exit the sleep state and enter the data output
state if CS remains LOW. In order to prevent the device
from exiting the low power sleep state, CS must be pulled
HIGH before the first rising edge of SCK. In the internal
SCK timing mode, SCK goes HIGH and the device begins
outputting data at time tEOCtest after the falling edge of CS
(if EOC = 0) or tEOCtest after EOC goes LOW (if CS is LOW
during the falling edge of EOC). The value of tEOCtest is
500ns. If CS is pulled HIGH before time tEOCtest, the device
remains in the sleep state. The conversion result is held in
the internal static shift register.
APPLICATIO S I FOR ATIO
WU
UU
MSB
BIT 28 BIT 27 BIT 26 BIT 25 BIT 24 BIT 23 BIT 22 BIT 21
BIT 20 BIT 19
BIT 0
LSB
Hi-Z
244676 F07
SIG
BIT 29
“0”
BIT 30
EOC
Hi-Z
CS
SCK
SDI
SDO
BUSY
BIT 31
1
0
EN
SGL
GLBL
A1
A0
OSR3
OSR2
OSR1
OSR0
TWOX
ODD
12345
6
7
89
10
11
12
13
14
32
CONVERSION
SLEEP
DATA OUTPUT
CONVERSION
TEST EOC
DON'T CARE
<tEOC(TEST)
VCC
FO
REF67+
REF67–
CH0
CH1
CH2
CH7
COM
REFG+
REFG–
REF01+
REF01–
SCK
SDI
SDO
CS
GND
28
29
30
11
10
35
24
23
8
9
12
22
7
38
37
1,4,5,6,31,32,33
36
34
USER SELECTABLE
REFERENCES
0.1V TO VCC
ANALOG
INPUTS
...
2
= EXTERNAL OSCILLATOR
= INTERNAL OSCILLATOR
1
F
4.5V TO 5.5V
LTC2446
4-WIRE
SPI INTERFACE
BUSY
相关PDF资料 |
PDF描述 |
|---|---|
| LGN2H680MELZ30 | CAP ALUM 68UF 500V 20% SNAP |
| VE-B20-EY | CONVERTER MOD DC/DC 5V 50W |
| DC956A | BOARD DELTA SIGMA ADC LTC2485 |
| VE-B21-EY | CONVERTER MOD DC/DC 12V 50W |
| DC571A | BOARD DELTA SIGMA ADC LTC2418 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DC847A | 功能描述:BOARD DELTA SIGMA ADC LTC2446 RoHS:是 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:QuikEval™ 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件 |
| DC850 | 制造商:Molex 功能描述: |
| DC852A | 功能描述:BOARD DEMO FOR LTC4354 RoHS:是 类别:未定义的类别 >> 其它 系列:* 标准包装:1 系列:* 其它名称:MS305720A |
| DC8550 | 制造商:DCCOM 制造商全称:Dc Components 功能描述:TECHNICAL SPECIFICATIONS OF PNP EPITAXIAL PLANAR TRANSISTOR |
| DC8550S | 制造商:DCCOM 制造商全称:Dc Components 功能描述:TECHNICAL SPECIFICATIONS OF PNP EPITAXIAL PLANAR TRANSISTOR |
发布紧急采购，3分钟左右您将得到回复。