- 您现在的位置：买卖IC网 > PDF目录17061 > DC846A (Linear Technology)BOARD DELTA SIGMA ADC LTC2447 PDF资料下载
参数资料
| 型号： | DC846A |
| 厂商： | Linear Technology |
| 文件页数： | 27/28页 |
| 文件大小： | 0K |
| 描述： | BOARD DELTA SIGMA ADC LTC2447 |
| 软件下载： | QuikEval System |
| 设计资源： | DC846A Design File DC846A Schematic |
| 标准包装： | 1 |
| 系列： | QuikEval™ |
| ADC 的数量： | 1 |
| 位数： | 24 |
| 采样率（每秒）： | 8k |
| 数据接口： | MICROWIRE?，串行，SPI? |
| 已用 IC / 零件： | LTC2447 |
| 已供物品： | 板 |
| 相关产品： | LTC2447IUHF#PBF-ND - IC ADC 24BIT 8CH HI SPEED 38QFN LTC2447CUHF#PBF-ND - IC ADC 24BIT 8CH HI SPEED 38QFN LTC2447IUHF#TRPBF-ND - IC ADC 24BIT 8CH HI SPEED 38QFN LTC2447CUHF#TRPBF-ND - IC ADC 24BIT 8CH HI SPEED 38QFN |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页当前第27页第28页
LTC2446/LTC2447
8
24467fa
sleep state. While in this sleep state, power consumption
is reduced below 10
A. The part remains in the sleep state
as long as CS is HIGH. The conversion result is held
indefinitely in a static shift register while the converter is
in the sleep state.
Once CS is pulled LOW, the device begins outputting the
conversion result. There is no latency in the conversion
result while operating in the 1x mode. The data output cor-
responds to the conversion just performed. This result is
shifted out on the serial data out pin (SDO) under the con-
trol of the serial clock (SCK). Data is updated on the falling
edge of SCK allowing the user to reliably latch data on the
rising edge of SCK (see Figure 3). The data output state is
concluded once 32 bits are read out of the ADC or when CS
is brought HIGH. The device automatically initiates a new
conversion and the cycle repeats.
Through timing control of the CS, SCK and EXT pins, the
LTC2446/LTC2447 offer several flexible modes of opera-
tion (internal or external SCK). These various modes do
not require programming configuration registers; more-
over, they do not disturb the cyclic operation described
above. These modes of operation are described in detail in
the Serial Interface Timing Modes section.
Ease of Use
The LTC2446/LTC2447 data output has no latency, filter
settling delay or redundant data associated with the
conversion cycle while operating in the 1x mode. There
is a one-to-one correspondence between the conversion
and the output data. Therefore, multiplexing multiple
analog voltages and references is easy. Speed/resolution
adjustments may be made seamlessly between two
conversions without settling errors.
The LTC2446/LTC2447 perform offset and full-scale cali-
brations every conversion cycle. This calibration is trans-
parent to the user and has no effect on the cyclic operation
described above. The advantage of continuous calibration
is extreme stability of offset and full-scale readings with re-
spect to time, supply voltage change and temperature drift.
Power-Up Sequence
The LTC2446/LTC2447 automatically enter an internal
reset state when the power supply voltage VCC drops
APPLICATIO S I FOR ATIO
WU
U
below approximately 2.2V. This feature guarantees the
integrity of the conversion result and of the serial inter-
face mode selection.
When the VCC voltage rises above this critical threshold,
the converter creates an internal power-on-reset (POR)
signal with a duration of approximately 0.5ms. The POR
signal clears all internal registers. The conversion imme-
diately following a POR is performed on the input channel
IN+ = CH0, IN– = CH1, REF+ = VREF01+, REF– VREF01– at an
OSR = 256 in the 1x mode. Following the POR signal, the
LTC2446/LTC2447 start a normal conversion cycle and
follow the succession of states described above. The first
conversion result following POR is accurate within the
specifications of the device if the power supply voltage is
restored within the operating range (4.5V to 5.5V) before
the end of the POR time interval.
Reference Voltage Range
These converters accept truly differential external refer-
ence voltages. Each set of five reference inputs may be
independently driven to any common mode voltage over
the entire supply range of the device (GND to VCC). For
correct converter operation, each positive reference pin
REF+ (VREF01+, VREF23+, VREF45+, VREF67+, VREFG+) must
be more positive than its corresponding negative refer-
ence pin REF– (VREF01–, VREF23–, VREF45–, VREF67–,
VREFG–) by at least 100mV.
The LTC2446/LTC2447 can accept a differential reference
from 0.1V to VCC on each set of reference input pins. The
converter output noise is determined by the thermal noise
of the front-end circuits, and as such, its value in micro-
volts is nearly constant with reference voltage. A decrease
in reference voltage will not significantly improve the
converter’s effective resolution. On the other hand, a
reduced reference voltage will improve the converter’s
overall INL performance.
Input Voltage Range
The analog input is truly differential with an absolute/
common mode range for the CH0-CH7 and COM input
pins extending from GND – 0.3V to VCC + 0.3V. Outside
these limits, the ESD protection devices begin to turn on
and the errors due to input leakage current increase
rapidly. Within these limits, the LTC2446/LTC2447
相关PDF资料 |
PDF描述 |
|---|---|
| LGN2H680MELZ30 | CAP ALUM 68UF 500V 20% SNAP |
| VE-B20-EY | CONVERTER MOD DC/DC 5V 50W |
| DC956A | BOARD DELTA SIGMA ADC LTC2485 |
| VE-B21-EY | CONVERTER MOD DC/DC 12V 50W |
| DC571A | BOARD DELTA SIGMA ADC LTC2418 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DC847A | 功能描述:BOARD DELTA SIGMA ADC LTC2446 RoHS:是 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:QuikEval™ 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件 |
| DC850 | 制造商:Molex 功能描述: |
| DC852A | 功能描述:BOARD DEMO FOR LTC4354 RoHS:是 类别:未定义的类别 >> 其它 系列:* 标准包装:1 系列:* 其它名称:MS305720A |
| DC8550 | 制造商:DCCOM 制造商全称:Dc Components 功能描述:TECHNICAL SPECIFICATIONS OF PNP EPITAXIAL PLANAR TRANSISTOR |
| DC8550S | 制造商:DCCOM 制造商全称:Dc Components 功能描述:TECHNICAL SPECIFICATIONS OF PNP EPITAXIAL PLANAR TRANSISTOR |
发布紧急采购，3分钟左右您将得到回复。