- 您现在的位置：买卖IC网 > Datasheet目录320 > DK-DEV-2AGX260N (Altera)KIT DEV FPGA 2AGX260 W/6.375G TX Datasheet资料下载
参数资料
| 型号： | DK-DEV-2AGX260N |
| 厂商： | Altera |
| 文件页数： | 17/48页 |
| 文件大小： | 0K |
| 描述： | KIT DEV FPGA 2AGX260 W/6.375G TX |
| 产品培训模块： | Three Reasons to Use FPGA's in Industrial Designs |
| 标准包装： | 1 |
| 系列： | Arria II GX |
| 类型： | FPGA |
| 适用于相关产品： | EP2AGX260 |
| 所含物品： | 板，线缆，CD，DVD，电源 |
| 产品目录页面： | 605 (CN2011-ZH PDF) |
| 其它名称： | 544-2696 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页当前第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页
Chapter 4: Development Board Setup
Factory Default Switch Settings
Table 4–2. SW4 Dip Switch Settings
4–3
Switch
Board
Label
Function
Default
Position
Switch 1 has the following options:
1
DIP0
■
When on, reserved.
Off
■
When off, reserved.
Switch 2 has the following options:
2
DIP1
■
When on, reserved.
Off
■
When off, reserved.
Switch 3 has the following options:
3
DIP2
■
When on, reserved.
Off
■
When off, reserved.
Switch 4 has the following options:
4
USR LOAD
■
When on, the PFL loads the user hardware 1 design on power up.
Off
■
When off, the PFL loads the factory design on power up.
Switch 5 has the following options:
5
PWR MON
■
When on, reserved.
Off
■
When off, reserved.
Switch 6 has the following options:
6
USB DISn
■
When on, reserved.
Off
■
When off, reserved.
Switch 7 has the following options:
7
CLK EN
■
When on, all on-board oscillators are enabled.
On
■
When off, on-board oscillators to the FPGA are disabled.
Switch 8 has the following options:
8
CLK SEL
■
When on, programmable oscillator clock (U30) is selected.
On
■
When off, LVPECL SMA clock (J10 and J11) is selected.
Table 4–3. JTAG Chain Jumper Settings (Part 1 of 2)
Board
Reference
Board
Label
Function
Default
Shunt Position
This jumper has the following options:
■
Installing the shunt removes the MAX II EPM2210 device from the
J9 pins 1-2
MAX DIS
■
JTAG chain.
Removing the shunt includes the MAX II EPM2210 device in the
Not installed
JTAG chain.
This jumper has the following options:
J9 pins 3-4
HSMA DIS
■
Installing the shunt removes HSMC port A from the JTAG chain.
Installed
July 2010 Altera Corporation
■
Removing the shunt includes HSMC port A in the JTAG chain.
Arria II GX FPGA Development Kit, 6G Edition User Guide
相关PDF资料 |
PDF描述 |
|---|---|
| DK-DEV-4SE530N | KIT DEV STRATIX IV FPGA 4SE530 |
| DK-DEV-4SGX530N | KIT DEVELOPMENT STRATIX IV |
| DK-DEV-5AGXB3N/ES | ARRIA V DEVELOPMENT KIT |
| DK-DEV-5M570ZN | KIT DEV MAX V 5M570Z |
| DK-DEV-5SGXEA7N | KIT DEV STRATIX V FPGA 5SGXEA7 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DK-DEV-3C120N | 功能描述:可编程逻辑 IC 开发工具 FPGA Development Kit For EP3C120F780 RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压: |
| DK-DEV-3CLS200N | 功能描述:可编程逻辑 IC 开发工具 FPGA Development Kit For EP3CLS200F780 RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压: |
| DK-DEV-3SL150N | 功能描述:可编程逻辑 IC 开发工具 FPGA Development Kit For EP3SL150F152 RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压: |
| DK-DEV-3SL150N/ES | 制造商:Altera Corporation 功能描述:KIT DEVELOPMENT STRATIX II ES |
| DK-DEV-4CGX150N | 功能描述:可编程逻辑 IC 开发工具 FPGA Development Kit For EP4CGX150 RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压: |
发布紧急采购，3分钟左右您将得到回复。