参数资料
型号: DK-DEV-4SGX530N
厂商: Altera
文件页数: 35/58页
文件大小: 0K
描述: KIT DEVELOPMENT STRATIX IV
产品培训模块: Three Reasons to Use FPGA's in Industrial Designs
标准包装: 1
系列: Stratix® IV GX
类型: FPGA
适用于相关产品: Stratix? IV GX
所含物品: 板,线缆,文档,电源
其它名称: 544-2714
Chapter 6: Board Test System
6–11
Using the Board Test System
Performance Indicators
These controls display current transaction performance analysis information collected
since you last clicked Start :
Write , Read , and Total performance bars—Show the percentage of maximum
theoretical data rate that the requested transactions are able to achieve.
Write (MBps) , Read (MBps) , and Total (MBps) —Show the number of bytes of
data analyzed per second. The top port data bus is 16 bits wide and the frequency
is 533 MHz double data rate (1066 Mbps per pin), equating to a theoretical
maximum bandwidth of 2132 MBps. The bottom port data bus is 64 bits wide and
the frequency is 533 MHz double data rate (1066 Mbps per pin), equating to a
theoretical maximum bandwidth of 8528 MBps.
1
Performance figures are based on a 100-MHz input clock from
programmable oscillator X6. Using the “The Clock Control” on page 6–22 to
adjust the frequency changes the circuit speed in real time and the DDR3
tab performance indicators, which are capped at 100% for increased
frequencies. Physical layer speeds equal the oscillator X6 frequency times
the input PLL multiplier ratio. The default is 533 MHz (100 MHz × 5.33) or
1066 Mbps per pin. Changing the oscillator X6 frequency to 125 MHz
changes the circuit speed to 667 MHz or 1333 Mbps per pin. Typically you
need to reset the DDR3 design after changing the clock frequency.
Error Control
The Error control controls display data errors detected during analysis and allow you
to insert errors:
Detected errors —Displays the number of data errors detected in the hardware.
Inserted errors —Displays the number of errors inserted into the transaction
stream.
Insert Error —Inserts a one-word error into the transaction stream each time you
click the button. Insert Error is only enabled during transaction performance
analysis.
Clear —Resets the Detected errors and Inserted errors counters to zeros.
Number of Addresses to Write and Read
The Number of addresses to write and read control determines the number of
addresses to use in each iteration of reads and writes. Valid values range from 2 to
16,777,216.
Data Type
The Data type control specifies the type of data contained in the transactions. The
following data types are available for analysis:
PRBS —Selects pseudo-random bit sequences.
Memory —Selects a generic data pattern stored in the on chip memory of the
Stratix IV GX device.
March 2014
Altera Corporation
Stratix IV GX FPGA Development Kit User Guide
相关PDF资料
PDF描述
DK-DEV-5AGXB3N/ES ARRIA V DEVELOPMENT KIT
DK-DEV-5M570ZN KIT DEV MAX V 5M570Z
DK-DEV-5SGXEA7N KIT DEV STRATIX V FPGA 5SGXEA7
DK-DSP-2S180N DSP PRO KIT W/SII EP2S180N
DK-DSP-3C120N KIT DEV DSP CYCLONE III EDITION
相关代理商/技术参数
参数描述
DK-DEV-5AGTD7N 功能描述:可编程逻辑 IC 开发工具 FPGA Development Kit For 5AGTD7K3F40I3N RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压:
DK-DEV-5AGXB3N/ES 功能描述:可编程逻辑 IC 开发工具 FPGA Development Kit For 5AGXFB3H6F ES RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压:
DK-DEV-5ASTD5N 功能描述:KIT DEV ARRIA V FPGA 制造商:altera 系列:Arria V ST 零件状态:在售 类型:FPGA 配套使用产品/相关产品:Arria? V ST 内容:板 标准包装:1
DK-DEV-5CEA7N 功能描述:可编程逻辑 IC 开发工具 FPGA Development Kit For 5CEFA7F31C7N RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压:
DK-DEV-5CEA7N/P 制造商:Altera Corporation 功能描述:Cyclone VE Devkit Promotional 制造商:Altera 功能描述:Cyclone VE Devkit Promotional