- 您现在的位置：买卖IC网 > Datasheet目录320 > DK-DEV-4SGX530N (Altera)KIT DEVELOPMENT STRATIX IV Datasheet资料下载
参数资料
| 型号： | DK-DEV-4SGX530N |
| 厂商： | Altera |
| 文件页数： | 37/58页 |
| 文件大小： | 0K |
| 描述： | KIT DEVELOPMENT STRATIX IV |
| 产品培训模块： | Three Reasons to Use FPGA's in Industrial Designs |
| 标准包装： | 1 |
| 系列： | Stratix® IV GX |
| 类型： | FPGA |
| 适用于相关产品： | Stratix? IV GX |
| 所含物品： | 板，线缆，文档，电源 |
| 其它名称： | 544-2714 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页当前第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页
Chapter 6: Board Test System
6–13
Using the Board Test System
Port
The Port control directs communication to one of two QDR II+ ports on your board.
Start
The Start control initiates QDR II+ memory transaction performance analysis.
Stop
The Stop control terminates transaction performance analysis.
Performance Indicators
These controls display current transaction performance analysis information collected
since you last clicked Start :
■
■
Write and Read performance bars—Show the percentage of maximum theoretical
data rate that the requested transactions are able to achieve.
Write (MBps) and Read (MBps) —Show the number of bytes of data analyzed per
second. The QDR II+ buses are 18 bits wide for both read and write, and the
frequency is 400 MHz double data rate (800 Mbps per pin), equating to a
theoretical maximum bandwidth of 1800 MBps, and 3600 MBps for simultaneous
read and write.
1
Performance figures are based on a 100-MHz input clock from
programmable oscillator X6. Using the “The Clock Control” on page 6–22 to
adjust the frequency changes the circuit speed in real time and the QDR II+
tab performance indicators, which are capped at 100% for increased
frequencies. Physical layer speeds equal the oscillator X6 frequency times
the input PLL multiplier ratio. The default is 400 MHz (100 MHz × 4.00) or
800 Mbps per pin. Changing the oscillator X6 frequency to 125 MHz
changes the circuit speed to 500 MHz or 1000 Mbps per pin. Typically you
need to reset the QDR II+ design after changing the clock frequency.
Error Control
The following controls display data errors detected during analysis and allow you to
insert errors:
■
■
■
■
Detected errors —Displays the number of data errors detected in the hardware.
Inserted errors —Displays the number of errors inserted into the transaction
stream.
Insert Error —Inserts a one-word error into the transaction stream each time you
click the button. Insert Error is only enabled during transaction performance
analysis.
Clear —Resets the Detected errors and Inserted errors counters to zeros.
Number of Addresses to Write and Read
The Number of a ddresses to write and read control determines the number of
addresses to use in each iteration of reads and writes. Valid values range from 2 to
1,048,576.
March 2014
Altera Corporation
Stratix IV GX FPGA Development Kit User Guide
相关PDF资料 |
PDF描述 |
|---|---|
| DK-DEV-5AGXB3N/ES | ARRIA V DEVELOPMENT KIT |
| DK-DEV-5M570ZN | KIT DEV MAX V 5M570Z |
| DK-DEV-5SGXEA7N | KIT DEV STRATIX V FPGA 5SGXEA7 |
| DK-DSP-2S180N | DSP PRO KIT W/SII EP2S180N |
| DK-DSP-3C120N | KIT DEV DSP CYCLONE III EDITION |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DK-DEV-5AGTD7N | 功能描述:可编程逻辑 IC 开发工具 FPGA Development Kit For 5AGTD7K3F40I3N RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压: |
| DK-DEV-5AGXB3N/ES | 功能描述:可编程逻辑 IC 开发工具 FPGA Development Kit For 5AGXFB3H6F ES RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压: |
| DK-DEV-5ASTD5N | 功能描述:KIT DEV ARRIA V FPGA 制造商:altera 系列:Arria V ST 零件状态:在售 类型:FPGA 配套使用产品/相关产品:Arria? V ST 内容:板 标准包装:1 |
| DK-DEV-5CEA7N | 功能描述:可编程逻辑 IC 开发工具 FPGA Development Kit For 5CEFA7F31C7N RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压: |
| DK-DEV-5CEA7N/P | 制造商:Altera Corporation 功能描述:Cyclone VE Devkit Promotional 制造商:Altera 功能描述:Cyclone VE Devkit Promotional |
发布紧急采购，3分钟左右您将得到回复。