- 您现在的位置：买卖IC网 > PDF目录9265 > DS1023S-50/T&R (Maxim Integrated Products)IC DELAY LINE 256TAP 16-SOIC PDF资料下载
参数资料
| 型号： | DS1023S-50/T&R |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 5/16页 |
| 文件大小： | 0K |
| 描述： | IC DELAY LINE 256TAP 16-SOIC |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 1,000 |
| 标片/步级数： | 256 |
| 功能： | 单发射，可编程 |
| 延迟到第一抽头： | 16.5ns |
| 接头增量： | 0.5ns |
| 可用的总延迟： | 127.5ns |
| 独立延迟数： | 1 |
| 电源电压： | 4.75 V ~ 5.25 V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 16-SOIC（0.295"，7.50mm 宽） |
| 供应商设备封装： | 16-SOIC W |
| 包装： | 带卷 (TR) |
DS1023
13 of 16
NOTES:
1. Delay from input to output with a programmed delay value of zero.
2. This is the relative delay between REF and OUT. The device is trimmed such that when programmed
to zero delay the OUT output will always appear before the REF output. This parameter is
numerically equal to tD0-tREF. (See Figure 15).
3. The reference delay is closely matched to the step zero delay to allow relative timings down to zero or
less.
4. This is the worst case condition when the SubDAC switches from its maximum to minimum value.
All other steps are
±0.5 lsb. This comment does not apply to -200 and -500 devices which do not use
a SubDAC. (See Figure 14)
5. This is the actual measured delay from IN to OUT. This parameter will exhibit greater temperature
variation than the relative delay parameter.
6. This is the actual measured delay with respect to the REF output. This parameter more closely
reflects the programmed delay value than the absolute delay parameter. (See Figure 15).
7. This is the maximum deviation from a straight line response drawn between the step zero delay and
the maximum programmed delay. Therefore it is indicative of the maximum error in the measured
delay versus the programmed delay with respect to the REF output. The absolute delay measurement
from IN to OUT will in addition have an offset error equal to the step zero delay and its tolerance.
(See Figure 13).
8. Change in delay value when the inverted output is selected instead of the normal, non-inverting,
output.
9. In PWM mode the delay between the rising edge of the input and the rising edge of the output.
10. The minimum value for which the PWM pulse width should be programmed. Narrower pulse widths
may be programmed but output levels may be impaired and ultimately no output pulse will be
produced.
11. This is the minimum allowable interval between transitions on the input to assure accurate device
operation. This parameter may be violated but timing accuracy may be impaired and ultimately very
narrow pulse widths will result in no output from the device.
12. This parameter applies to normal delay mode only. When a 50% duty cycle input clock is used this
defines the highest usable clock frequency. When asymmetrical clock inputs are used the maximum
usable clock frequency must be reduced to conform to the minimum input pulse width requirement. In
PWM mode the minimum input period is equal to the step zero delay and the programmed delay
(tDO + tD).
13. Measured from rising edge of the input to the rising edge of the output (tDR).
14. From rising edge to rising edge.
15. Faster rise and fall times will give the greatest accuracy in measured delay. Slow edges (outside the
specification maximum) may result in erratic operations.
16. Min and max limits do not apply for steps 253-255. Only the typical value applies for those steps.
相关PDF资料 |
PDF描述 |
|---|---|
| VI-25R-MX-B1 | CONVERTER MOD DC/DC 7.5V 75W |
| DS1023S-200 | IC DELAY LINE 256TAP 16-SOIC |
| VE-B6F-MY-F4 | CONVERTER MOD DC/DC 72V 50W |
| VE-B6F-MY-F2 | CONVERTER MOD DC/DC 72V 50W |
| CAT5172TBI-00GT3 | IC POT DGTL 100K 256TAP SOT23-8 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS10-24B | 制造商:TRANSMISSION DEVELOPMENTS 功能描述:MOULDED SPUR GEAR 1.0, 24 |
| DS1027AS | 制造商:Maxim Integrated Products 功能描述:DS1027AS |
| DS102-K | 制造商:Miyama Electric 功能描述: |
| DS102-M | 制造商:Miyama Electric 功能描述: |
| DS102OS-50 | 制造商:Maxim Integrated Products 功能描述: |
发布紧急采购，3分钟左右您将得到回复。