参数资料
型号: DS1963S
厂商: MAXIM INTEGRATED PRODUCTS INC
元件分类: Memory IC:Other
英文描述: SPECIALTY MEMORY CIRCUIT, MEDB2
封装: MICROCAN-2
文件页数: 24/37页
文件大小: 349K
代理商: DS1963S
DS1963S
30 of 37
correct ROM and memory function command. In a mixed population network, the reset low time tRSTL
needs to be long enough for the slowest 1-Wire slave device to recognize it as a reset pulse. This duration
is 480s at standard speed and 48s at Overdrive speed. If the bus master uses slew-rate control on the
falling edge, it must pull down the line for tRSTL + tF to compensate for the edge. A tRSTL duration of
480s or longer will exit the Overdrive Mode returning the device to standard speed. If the DS1963S is in
Overdrive Mode and tRSTL is no longer than 80s, the device will remain in Overdrive Mode.
After the bus master has released the line it goes into receive mode (RX). Now, the 1-Wire bus is pulled
to VPUP via the pullup resistor or, in case of a DS2480B driver, by active circuitry. When the threshold
VTH is crossed, the DS1963S waits for tPDH and then transmits a Presence Pulse by pulling the line low for
tPDL. To detect a presence pulse, the master must test the logical state of the 1-Wire line at tMSP.
The tRSTH window must be at least the sum of tPDHMAX, tPDLMAX, and tRECMIN. Immediately after tRSTH is
expired, the DS1963S is ready for data communication. In a mixed population network, tRSTH should be
extended to minimum 480s at standard speed and 48s at Overdrive speed to accommodate other 1-
Wire devices.
INITIALIZATION PROCEDURE (RESET AND PRESENCE PULSES) Figure 11
RESISTOR
MASTER
DS1963S
tRSTL
tPDL
tRSTH
tPDH
MASTER TX RESET PULSE
MASTER RX PRESENCE PULSE
VPUP
VIHMASTER
VTH
VTL
VILMAX
0V
e
tF
tREC
tMSP
Read/Write Time Slots
Data communication with the DS1963S takes place in time slots that carry a single bit each. Write time
slots transport data from bus master to slave. Read time-slots transfer data from slave to master. The
definitions of the write and read time slots are illustrated in Figure 12.
All communication begins with the master pulling the data line low. As the voltage on the 1-Wire line
falls below the threshold VTL, the DS1963S starts its internal timing generator that determines when the
data line will be sampled during a write time slot and how long data will be valid during a read time slot.
Master to Slave
For a write-one time slot, the voltage on the data line must have crossed the VTHMAX threshold after the
write-one low time tW1LMAX is expired. For a write-zero time slot, the voltage on the data line must stay
below the VTHMIN threshold until the write-zero low time tW0LMIN is expired. For most reliable
communication the voltage on the data line should not exceed VILMAX during the entire tW0L window.
After the VTHMAX threshold has been crossed, the DS1963S needs a recovery time tREC before it is ready
for the next time slot.
相关PDF资料
PDF描述
DS1985-F3 2K X 8 EEPROM 3V, RDB2
DS1986-F3 64K X 1 OTPROM, MEDB2
DS1986-F5 64K X 1 OTPROM, MADB2
DS1991L-F5 SPECIALTY MEMORY CIRCUIT, MEDB2
DS1994L-F5 SPECIALTY MEMORY CIRCUIT, MRDB2
相关代理商/技术参数
参数描述
DS1963S+F5 制造商:Maxim Integrated Products 功能描述:SHA IBTN 8SOIC - Rail/Tube
DS1963S-F5 功能描述:iButton RoHS:否 存储类型:SRAM 存储容量:512 B 组织: 工作电源电压:3 V to 5.25 V 接口类型:1-Wire 最大工作温度:+ 85 C 尺寸:17.35 mm x 5.89 mm 封装 / 箱体:F5 MicroCan 制造商:Maxim Integrated
DS1963S-F5+ 功能描述:iButton SHA iButton RoHS:否 存储类型:SRAM 存储容量:512 B 组织: 工作电源电压:3 V to 5.25 V 接口类型:1-Wire 最大工作温度:+ 85 C 尺寸:17.35 mm x 5.89 mm 封装 / 箱体:F5 MicroCan 制造商:Maxim Integrated
DS1965S-1-F3 功能描述:iButton RoHS:否 存储类型:SRAM 存储容量:512 B 组织: 工作电源电压:3 V to 5.25 V 接口类型:1-Wire 最大工作温度:+ 85 C 尺寸:17.35 mm x 5.89 mm 封装 / 箱体:F5 MicroCan 制造商:Maxim Integrated
DS1965S-1-F5 功能描述:iButton RoHS:否 存储类型:SRAM 存储容量:512 B 组织: 工作电源电压:3 V to 5.25 V 接口类型:1-Wire 最大工作温度:+ 85 C 尺寸:17.35 mm x 5.89 mm 封装 / 箱体:F5 MicroCan 制造商:Maxim Integrated