- 您现在的位置：买卖IC网 > PDF目录15727 > DS21448LDK (Maxim Integrated Products)KIT DESIGN LIU DS21448L T1/J1/E1 PDF资料下载
参数资料
| 型号： | DS21448LDK |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 19/60页 |
| 文件大小： | 0K |
| 描述： | KIT DESIGN LIU DS21448L T1/J1/E1 |
| 标准包装： | 1 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页当前第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页
DS21448 3.3V T1/E1/J1 Quad Line Interface
26 of 60
RIR1 (08H): Receive Information Register 1
(MSB)
(LSB)
ZD
16ZD
HBD
RCLC
RUA1C
JALT
—
NAME
POSITION
FUNCTION
ZD
(Latched)
RIR1.7
Zero Detect. This bit is set when a string of at least four (ETS = 0) or eight (ETS = 1)
consecutive 0s (regardless of the length of the string) have been received. This bit is cleared
when read.
16ZD
(latched)
RIR1.6
16 Zero Detect. This is set when at least 16 consecutive 0s (regardless of the length of the
string) have been received. This bit is cleared when read.
HBD
(Latched)
RIR1.5
HDB3/B8ZS Word Detect. This is set when an HDB3 (ETS = 0) or B8ZS (ETS = 1) codeword
is detected independently of the receive HDB3/B8ZS mode (CCR4.6) being enabled. This bit
is cleared when read. It is useful for automatically setting the line coding.
RCLC
(Latched)
RIR1.4
RCL Clear. Set when the RCL alarm has met the clear criteria defined in Table 5-A. This bit
is cleared when read.
RUA1C
(Latched)
RIR1.3
Receive Unframed All-Ones Clear. This bit is set when the unframed all-ones signal is no
longer detected. This bit is cleared when read (Table 5-A).
JALT
(Latched)
RIR1.2
Jitter Attenuator Limit Trip. This bit is set when the jitter attenuator FIFO reaches within 4 bits
of its useful limit. This bit is cleared when read and is useful for debugging jitter attenuation
operation.
N/A
RIR1.1
Not Assigned. Could be any value when read.
N/A
RIR1.0
Not Assigned. Could be any value when read.
RIR2 (09H): Receive Information Register 2
(MSB)
(LSB)
RL3
RL2
RL1
RL0
—
ARLB
SEC
NAME
POSITION
FUNCTION
RL3
(Real Time)
RIR2.7
Receive Level Bit 3 (Table 5-B)
RL2
(Real Time)
RIR2.6
Receive Level Bit 2
RL1
(Real Time)
RIR2.5
Receive Level Bit 1 (Table 5-B)
RL0
(Real Time)
RIR2.4
Receive Level Bit 0
N/A
RIR2.3
Not Assigned. Could be any value when read.
N/A
RIR2.2
Not Assigned. Could be any value when read.
ARLB
(Real Time)
RIR2.1
Automatic Remote Loopback Detected. This bit is set to 1 when the automatic remote
loopback circuitry has detected the presence of a loop-up code for 5 seconds. It remains set
until the automatic RLB circuitry has detected the loop-down code for 5 seconds. See
Section 11 for more details. This bit is forced low when the automatic RLB circuitry is
disabled (CCR6.5 = 0).
SEC
(Latched)
RIR2.0
One-Second Timer. This bit is set to 1 on one-second boundaries as timed by the device,
based on the RCLK. It is cleared when read.
相关PDF资料 |
PDF描述 |
|---|---|
| SRR1005-561K | INDUCTOR 560UH 280MA SMD |
| CDH53NP-330KC | POWER INDUCTOR 33UH 0.67A SMD |
| CDH53NP-2R2MC | POWER INDUCTOR 2.2UH 2.03A SMD |
| CDH53NP-270KC | POWER INDUCTOR 27UH 0.72A SMD |
| CDH53NP-221JC | POWER INDUCTOR 220UH 0.26A SMD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS21448LN | 功能描述:网络控制器与处理器 IC 3.3V E1/T1/J1 Quad Interface RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS21448LN+ | 功能描述:网络控制器与处理器 IC 3.3V E1/T1/J1 Quad Interface RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS21448-LW | 功能描述:网络控制器与处理器 IC 3.3V E1/T1/J1 Quad Interface RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS21448N | 功能描述:网络控制器与处理器 IC 3.3V E1/T1/J1 Quad Interface RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS2145 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecommunication IC |
发布紧急采购，3分钟左右您将得到回复。