- 您现在的位置：买卖IC网 > PDF目录1914 > DS21Q43-ATN (Maxim Integrated Products)IC FRAMER E1 QUAD 5V 128-TQFP PDF资料下载
参数资料
| 型号： | DS21Q43-ATN |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 25/60页 |
| 文件大小： | 0K |
| 描述： | IC FRAMER E1 QUAD 5V 128-TQFP |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 72 |
| 控制器类型： | E1 调帧器 |
| 接口： | 并行/串行 |
| 电源电压： | 4.5 V ~ 5.5 V |
| 电流 - 电源： | 32mA |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 128-LQFP |
| 供应商设备封装： | 128-LQFP（14x20） |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页当前第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页
DS21Q43A
31 of 60
6.0 ADDITIONAL (Sa) AND INTERNATIONAL (Si) BIT OPERATION
The DS21Q43A provides for access to both the Sa and the Si bits via three different methods. The first is
via a hardware scheme using the RLINK/RLCLK and TLINK/ TLCLK pins. The first method is
discussed in Section 6.1. The second involves using the internal RAF/RNAF and TAF/TNAF registers
and is discussed in Section 6.2 The third method which is covered in Section 6.3 involves an expanded
version of the second method and is one of the features added to the DS21Q43A from the original
DS2143 definition.
6.1 Hardware Scheme
On the receive side, all of the received data is reported at the RLINK pin. Via RCR2, the user can control
the RLCLK pin to pulse during any combination of Sa bits. This allows the user to create a clock that can
be used to capture the needed Sa bits. If RSYNC is programmed to output a frame boundary, it will
identify the Si bits. See Section 11 for detailed timing.
On the transmit side, the individual Sa bits can be either sourced from the internal TNAF register (see
Section 6.2 for details) or from the external TLINK pin. Via TCR2, the DS21Q43A can be programmed
to source any combination of the additional bits from the TLINK pin. If the user wishes to pass the Sa bits
through the DS21Q43A without them being altered, then the device should be set up to source all 5 Sa
bits via the TLINK pin and the TLINK pin should be tied to the TSER pin. Si bits can be inserted through
the TSER pin via the clearing of the TCR1.3 bit. Please see the timing diagrams and the transmit data
flow diagram in Section 11 for examples.
6.2 Internal Register Scheme Based on Doubleframe
On the receive side, the RAF and RNAF registers will always report the data as it received in the
Additional and International bit locations. The RAF and RNAF registers are updated with the setting of
the Receive Align Frame bit in Status Register 2 (SR2.6). The host can use the SR2.6 bit to know when to
read the RAF and RNAF registers. It has 250
s to retrieve the data before it is lost.
On the transmit side, data is sampled from the TAF and TNAF registers with the setting of the Transmit
Align Frame bit in Status Register 2 (SR2.3). The host can use the SR2.3 bit to know when to update the
TAF and TNAF registers. It has 250
s to update the data or else the old data will be retransmitted. Data
in the Si bit position will be overwritten if either the DS21Q43A is programmed: (1) to source the Si bits
from the TSER pin, (2) in the CRC4 mode, or (3) to have automatic E-bit insertion enabled. Data in the
Sa bit position will be overwritten if any of the TCR2.3 to TCR2.7 bits are set to 1 (please see Section 6.1
for details). Please see the register descriptions for TCR1 and TCR2 and the Transmit Data Flow diagram
in Section 11 for more details.
相关PDF资料 |
PDF描述 |
|---|---|
| DS21Q44T+ | IC FRAMER ENHANCED E1 4X 128TQFP |
| DS21Q50LN | IC TRANSCEIVER E1 QD IND 100LQFP |
| DS21Q55 | IC TXRX QUAD T1/E1/J1 SCT 256BGA |
| DS21Q59LN+ | IC TXRX E1 QUAD 100-LQFP |
| DS21S07AS+T&R | IC TERMINATOR SCSI 16-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS21Q44 | 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:Enhanced QUAD E1 FRAMER |
| DS21Q44T | 功能描述:网络控制器与处理器 IC Enhanced Quad E1 Framer RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS21Q44T+ | 功能描述:网络控制器与处理器 IC Enhanced Quad E1 Framer RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS21Q44TN | 功能描述:网络控制器与处理器 IC RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS21Q48 | 功能描述:网络控制器与处理器 IC 5V Quad E1/T1/J1 Line Interface RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
发布紧急采购，3分钟左右您将得到回复。