参数资料
型号: DS2423D/T&R
厂商: Maxim Integrated
文件页数: 14/26页
文件大小: 0K
描述: IC SRAM 4KBIT 6FCHIP
标准包装: 10,000
格式 - 存储器: RAM
存储器类型: SRAM
存储容量: 4K (256 x 16)
接口: 1 线 串行
工作温度: -40°C ~ 85°C
封装/外壳: 6-XBGA,FCBGA
供应商设备封装: 6-覆晶(2.82x2.54)
包装: 带卷 (TR)
DS2423
HARDWARE CONFIGURATION Figure 8
DS2423
R PU
Note: Depending on the 1-Wire communication speed and the bus load characteristics, the optimal pull-
up resistor (R PU ) value will be in the 1.5k Ω to 5k Ω range.
1-WIRE BUS SYSTEM
The 1-Wire bus is a system which has a single bus master and one or more slaves. In all instances the
DS2423 is a slave device. The bus master is typically a microcontroller. The discussion of this bus
system is broken down into three topics: hardware configuration, transaction sequence, and 1-Wire
signaling (signal types and timing). A 1-Wire protocol defines bus transactions in terms of the bus state
during specific time slots that are initiated on the falling edge of sync pulses from the bus master.
HARDWARE CONFIGURATION
The 1-Wire bus has only a single line by definition; it is important that each device on the bus be able to
drive it at the appropriate time. To facilitate this, each device attached to the 1-Wire bus must have open-
drain or 3-state outputs. The 1-Wire port of the DS2423 is open drain with an internal circuit equivalent
to that shown in Figure 8. A multidrop bus consists of a 1-Wire bus with multiple slaves attached. At
regular speed the 1-Wire bus has a maximum data rate of 16.3kbits per second. The speed can be boosted
to 142kbits per second by activating the Overdrive mode. The 1-Wire bus requires a pullup resistor of
approximately 5k ? . The 1-Wire bus requires a pullup resistor range of 1.5k Ω to 5k Ω , depending on the
bus load characteristics.
The idle state for the 1-Wire bus is high. If for any reason a transaction needs to be suspended, the bus
MUST be left in the idle state if the transaction is to resume. If this does not occur and the bus is left low
for more than 16μs (Overdrive speed) or more than 120μs (regular speed), one or more devices on the bus
may be reset.
TRANSACTION SEQUENCE
The protocol for accessing the DS2423 via the 1-Wire port is as follows:
Initialization
ROM Function Command
Memory Function Command
Transaction/Data
14 of 25
相关PDF资料
PDF描述
DS2430AP+T&R IC EEPROM 256BIT 6TSOC
DS2431GA+U IC EEPROM 1024BIT 2SFN
DS2433X-S#T IC EEPROM 4KBIT 6FCHIP
DS2433X-Z01 IC EEPROM 4KBIT 6FCHIP
DS24B33G+T&R IC EEPROM 4KBIT 2SFN
相关代理商/技术参数
参数描述
DS2423MRAB0 制造商:Thomas & Betts 功能描述:300A,NLT,3P4W,MG,423,3P480V
DS2423P 功能描述:静态随机存取存储器 RoHS:否 制造商:Cypress Semiconductor 存储容量:16 Mbit 组织:1 M x 16 访问时间:55 ns 电源电压-最大:3.6 V 电源电压-最小:2.2 V 最大工作电流:22 uA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:TSOP-48 封装:Tray
DS2423P/R 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:4kbit 1-Wire RAM with Counter
DS2423P/T 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:4kbit 1-Wire RAM with Counter
DS2423P/T&R 功能描述:静态随机存取存储器 RoHS:否 制造商:Cypress Semiconductor 存储容量:16 Mbit 组织:1 M x 16 访问时间:55 ns 电源电压-最大:3.6 V 电源电压-最小:2.2 V 最大工作电流:22 uA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:TSOP-48 封装:Tray