参数资料
| 型号： | DS2505P+T&R |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 24/24页 |
| 文件大小： | 0K |
| 描述： | IC OTP 16KBIT 6TSOC |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 4,000 |
| 格式 - 存储器： | EPROMs |
| 存储器类型： | EPROM OTP |
| 存储容量： | 16K（16K x 1） |
| 接口： | 1 线 串行 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 6-LSOJ |
| 供应商设备封装： | 6-TSOC |
| 包装： | 带卷 (TR) |
DS2505
NOTES:
1. All voltages are referenced to ground.
2. V PUP = external pullup voltage. If V PUP is lower than 3.0V the first byte read (any read command)
may not reproduce the correct memory contents. Therefore, under low voltage conditions, it is
recommended to set either the most significant bit or all five most significant bits of TA2 to 1.
Internal circuitry of the chip will force these 5 bits back to 0 before they are shifted in the address
counter and CRC generator.
3. Input load is to ground.
4. An additional reset or communication sequence cannot begin until the reset high time has expired.
5. Read data setup time refers to the time the host must pull the 1-Wire bus low to read a bit. Data is
guaranteed to be valid within 1 μs of this falling edge and will remain valid for 14 μs minimum.
(15 μs total from falling edge on 1-Wire bus.)
6. V IH is a function of the external pullup resistor and V PUP .
7. 30 nanocoulombs per 72 time slots @ 5.0V.
8. At V CC =5.0V with a 5 k ? pullup to V CC and a maximum time slot of 120 μs.
9. Capacitance on the data pin could be 800 pF when power is first applied. If a 5 k ? resistor is used to
pull up the data line to V CC , 5 μs after power has been applied the parasite capacitance will not affect
normal communications.
10. Under certain low voltage conditions V ILMAX may have to be reduced to as much as 0.5V to always
guarantee a presence pulse.
11. Operational temperature range for memory programming is -40 ? C to +50 ? C.
12. For read-data time slots the optimal sampling point for the master is as close as possible to the end of
the t RDV period without exceeding the 15 μs window. For the case of a read-one time slot, this
maximizes the amount of time for the pull-up resistor to recover the line to a high land. For a read-
zero time slot it ensures that a read will occur before the fastest 1-Wire device releases the line
(t RELEASE = 0)
PACKAGE INFORMATION
For the latest package outline information and land patterns, g o to www.maxim-ic.com/packages .
PACKAGE TYPE
3 TO92
3 TO92
6 TSOC
PACKAGE CODE
Q3+4
Q3+1
D6+1
DOCUMENT NO.
21-0250
21-0248
21-0382
24 of 24
相关PDF资料 |
PDF描述 |
|---|---|
| A42MX24-3PL84I | IC FPGA MX SGL CHIP 36K 84-PLCC |
| EP4CGX75DF27C8 | IC CYCLONE IV GX FPGA 75K 672FBG |
| A42MX24-2PQ208 | IC FPGA MX SGL CHIP 36K 208-PQFP |
| A42MX24-2PQG208 | IC FPGA MX SGL CHIP 36K 208-PQFP |
| EP4CE75F29C9LN | IC CYCLONE IV FPGA 75K 780FBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS2505P-UNW | 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:UniqueWare Add-Only Memory |
| DS2505P-UNW-1154 | 制造商:Maxim Integrated Products 功能描述: |
| DS2505P-UNW-PPPP | 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:UniqueWare Add-Only Memory |
| DS2505T | 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:16-kbit Add-Only Memory |
| DS2505TR | 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:16-kbit Add-Only Memory |
发布紧急采购，3分钟左右您将得到回复。