参数资料
| 型号： | DS26303DK |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 12/43页 |
| 文件大小： | 0K |
| 描述： | KIT DESIGN FOR DS26303 |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 1 |
| 主要目的： | 电信，线路接口单元（LIU） |
| 已用 IC / 零件： | DS26303 |
| 已供物品： | 板，线缆，电源 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页当前第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页
DS26303 Design Kit
SOFTWARE CONFIGURATION
Quick Start (Software—ChipView)
?
?
?
?
?
?
?
?
Perform steps in the Quick Start (Hardware Configuration).
Load ChipView software.
Select COM port.
Select Register View.
From the Programs menu, launch the host application named ChipView.exe. If the default installation options
were used, click the Start button on the Windows toolbar and select Programs -> ChipView -> ChipView.
Load the DS26303DK.def file.
Make sure that all the register settings are correct for the proper function desired for the DS26303DK.
Refer to the DS26303 data sheet for all questions pertaining to device functionality.
MEMORY MAP
The on-board microcontroller is configured to start the user address space at 0x81000000. All offsets given below
are relative to the beginning of the user address space.
Table 6. DS26303DK Relative Address Map
REF
DES
U5
U4
U6
DEVICE
General-Purpose FPGA
Tx/Rx Clock, Data
Switch/Mux
DS2174 BERT
DS26303 8-Port T1/E1/J1
LIU
OFFSET
0x0000
0x1000
0x2000
All device registers can be easily modified using the ChipView.exe host-based user-interface software.
Table 7. General-Purpose FPGA Memory Map
OFFSET
0x00
0x02
0x03
0x04
0x05
0x06
0x07
0x08
0x0A
0x0B
0x0C
0x0D
0x10
0x11
0x12
REGISTER NAME
BRDID
DSIDH
DSIDM
DSIDL
BRDREV
ASMREV
FPGAREV
CTRL1
ABSP
BTCLK
BRCLK
BRDAT
TCLK
TPOS
TNEG
TYPE
Read-Only
Read-Only
Read-Only
Read-Only
Read-Only
Read-Only
Read-Only
Control
Control
Control
Control
Control
Control
Control
Control
DESCRIPTION
Board ID
Dallas Extended ID Upper Nibble
Dallas Extended ID Middle Nibble
Dallas Extended ID Lower Nibble
Board Rev
Assembly Rev
FPGA Firmware Rev
Control Register 1
Address Bank Select Pointer
BERT TCLK Input
BERT RCLK Input
BERT RDAT Input
Indirect Register for TCLK Source Control
Indirect Register for TPOS Source Control
Indirect Register for TPOS Source Control
12 of 43
相关PDF资料 |
PDF描述 |
|---|---|
| DS26502DK | KIT DESIGN FOR DS26502 |
| DS26503DK | KIT DESIGN FOR DS26503 |
| DS26504DK | KIT DESIGN FOR DS26504 |
| DS26519DK | KIT DEMO FOR DS26519 |
| DS26521DK | KIT DESIGN FOR DS26521 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS26303G-120 | 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:3.3V, E1/T1/J1, Short-Haul, Octal Line Interface Unit |
| DS26303G-75 | 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:3.3V, E1/T1/J1, Short-Haul, Octal Line Interface Unit |
| DS26303GN-120 | 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:3.3V, E1/T1/J1, Short-Haul, Octal Line Interface Unit |
| DS26303GN-75 | 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:3.3V, E1/T1/J1, Short-Haul, Octal Line Interface Unit |
| DS26303L-120 | 功能描述:电信线路管理 IC 3.3V E1/T1/J1 Short Haul Octal LIU RoHS:否 制造商:STMicroelectronics 产品:PHY 接口类型:UART 电源电压-最大:18 V 电源电压-最小:8 V 电源电流:30 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:VFQFPN-48 封装:Tray |
发布紧急采购，3分钟左右您将得到回复。