- 您现在的位置：买卖IC网 > PDF目录10993 > DS26504LN+ (Maxim Integrated Products)IC T1/E1/J1 64KCC ELEMENT 64LQFP PDF资料下载
参数资料
| 型号： | DS26504LN+ |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 61/129页 |
| 文件大小： | 0K |
| 描述： | IC T1/E1/J1 64KCC ELEMENT 64LQFP |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 160 |
| 功能： | BITS 元件 |
| 接口： | 64KCC，E1，T1 |
| 电路数： | 1 |
| 电源电压： | 3.14 V ~ 3.47 V |
| 电流 - 电源： | 150mA |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-LQFP |
| 供应商设备封装： | 64-LQFP（10x10） |
| 包装： | 托盘 |
| 包括： | * |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页当前第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页
DS26504 T1/E1/J1/64KCC BITS Element
37 of 129
Register Name:
TPCR2
Register Description:
Transmit PLL Control Register 2
Register Address:
0Ah
Bit #
7
6
5
4
3
2
1
0
Name
—
TPLLOFS2
TPLLIFS2
Default
0
Bit 0: Transmit Clock Source Select (TPLLOFS2). This bit, along with TPLLOFS0 (TPCR1.7) and TPLLOFS1
(TPCR1.6), is used to indicate the reference frequency being input to the TX PLL. See the table in TPCR1 register description.
Bit 1: Transmit Clock Source Select (TPLLIFS2). This bit, along with TPLLIFS0 (TPCR1.4) and TPLLIFS1 (TPCR1.3), is
used to the frequency being output from the TX PLL. See the table in TPCR1 register description.
Bits 2 to 7: Unused
7.4 Interrupt Handling
Various alarms, conditions, and events in the DS26504 can cause interrupts. For simplicity, these are all
referred to as events in this explanation. All STATUS registers can be programmed to produce interrupts.
Each status register has an associated interrupt mask register. For example, SR1 (Status Register 1) has an
interrupt control register called IMR1 (Interrupt Mask Register 1). Status registers are the only sources of
interrupts in the DS26504. On power-up, all writeable registers are automatically cleared. Because bits in
the IMRx registers must be set = 1 to allow a particular event to cause an interrupt, no interrupts can
occur until the host selects which events are to product interrupts. As there are potentially many sources
of interrupts on the DS26504, several features are available to help sort out and identify which event is
causing an interrupt. When an interrupt occurs, the host should first read the IIR register (interrupt
information register) to identify which status register(s) is producing the interrupt. Once that is
determined, the individual status register or registers can be examined to determine the exact source.
Once an interrupt has occurred, the interrupt handler routine should clear the IMRx registers to stop
further activity on the interrupt pin. After all interrupts have been determined and processed, the interrupt
hander routine should restore the state of the IMRx registers.
7.5 Status Registers
When a particular event or condition has occurred (or is still occurring in the case of conditions), the
appropriate bit in a status register will be set to a one. All the status registers operate in a latched fashion,
which means that if an event or condition occurs, a bit is set to a one. It remains set until the user reads
that bit. An event bit is cleared when it is read and it is not set again until the event has occurred again.
Condition bits such as RLOS remain set if the alarm is still present.
The user always precedes a read of any of the status registers with a write. The byte written to the register
informs the DS26504 which bits the user wishes to read and have cleared. The user writes a byte to one of
these registers, with a one in the bit positions he or she wishes to read, and a zero in the bit positions he or
she does not wish to obtain the latest information on. When a one is written to a bit location, the read
register is updated with the latest information. When a zero is written to a bit position, the read register is
not updated and the previous value is held. A write to the status registers is immediately followed by a
read of the same register. This write-read scheme allows an external microcontroller or microprocessor to
相关PDF资料 |
PDF描述 |
|---|---|
| DS21352G | IC TXRX T1 1-CHIP 3.3V 100-BGA |
| DS2174QN+T&R | IC BERT ENHANCED 44-PLCC |
| DS2155GNC2+T&R | TXRX T1/E1/J1 SGL 100CSBGA |
| DS2155GNC2+ | IC TXRX T1/E1/J1 100-CSBGA |
| DS2155GN | IC TXRX T1/E1/J1 1-CHIP 100CSBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS26504LN+ | 功能描述:计时器和支持产品 E1/T1/J1/64Kcc Bits Element RoHS:否 制造商:Micrel 类型:Standard 封装 / 箱体:SOT-23 内部定时器数量:1 电源电压-最大:18 V 电源电压-最小:2.7 V 最大功率耗散: 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装:Reel |
| DS26504LN+T&R | 制造商:Maxim Integrated Products 功能描述:T1/E1/J1 ENH BITS IC LQFP LF T&R - Tape and Reel 制造商:Maxim Integrated Products 功能描述:IC T1/E1/J1 64KCC ELEMENT 64LQFP |
| DS26504LN+T&R | 功能描述:网络控制器与处理器 IC E1/T1/J1/64Kcc Bits Element RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS26504LNB2 | 功能描述:网络控制器与处理器 IC E1/T1/J1/64Kcc Bits Element RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS26504LNB2+ | 功能描述:网络控制器与处理器 IC E1/T1/J1/64Kcc Bits Element RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
发布紧急采购，3分钟左右您将得到回复。