参数资料
型号: DS83C530-ENL
厂商: DALLAS SEMICONDUCTOR
元件分类: Microcontroller
英文描述: 8-BIT, OTPROM, 33 MHz, MICROCONTROLLER, PQFP52
封装: TQFP-52
文件页数: 9/44页
文件大小: 754K
代理商: DS83C530-ENL
DS87C530/DS83C530
17 of 44
disabling the crystal as the time base in favor of the ring oscillator, there are timing restrictions associated
with restarting the crystal operation. Details are described below.
There are three registers containing bits that are concerned with PMM functions. They are Power
Management Register (PMR; C4h), Status (STATUS; C5h), and External Interrupt Flag (EXIF; 91h)
Clock Divider
Software can select the instruction cycle rate by selecting bits CD1 (PMR.7) and CD0 (PMR.6) as
follows:
CD1
CD0
Cycle rate
0
Reserved
0
1
4 clocks (default)
1
0
64 clocks
1
1024 clocks
The selection of instruction cycle rate will take effect after a delay of one instruction cycle. Note that the
clock divider choice applies to all functions including timers. Since baud rates are altered, it will be
difficult to conduct serial communication while in PMM. There are minor restrictions on accessing the
clock selection bits. The processor must be running in a 4 clock state to select either 64 (PMM1) or 1024
(PMM2) clocks. This means software cannot go directly from PMM1 to PMM2 or visa versa. It must
return to a 4-clock rate first.
Switchback
To return to a 4-clock rate from PMM, software can simply select the CD1 and CD0 clock control bits to
the 4 clocks per cycle state. However, the DS87C530/DS83C530 provides several hardware alternatives
for automatic Switchback. If Switchback is enabled, then the device will automatically return to a 4-clock
per cycle speed when an interrupt occurs from an enabled, valid external interrupt source. A Switchback
will also occur when a UART detects the beginning of a serial start bit if the serial receiver is enabled
(REN=1). Note the beginning of a start bit does not generate an interrupt; this occurs on reception of a
complete serial word. The automatic Switchback on detection of a start bit allows hardware to correct
baud rates in time for a proper serial reception. A Switchback will also occur when a byte is written to the
SBUF0 or SBUF1 for transmission.
Switchback is enabled by setting the SWB bit (PMR.5) to a 1 in software. For an external interrupt,
Switchback will occur only if the interrupt source could really generate the interrupt. For example, if
INT0
is enabled but has a low priority setting, then Switchback will not occur on INT0 if the CPU is
servicing a high priority interrupt.
Status
Information in the Status register assists decisions about switching into PMM. This register contains
information about the level of active interrupts and the activity on the serial ports.
The DS87C530/DS83C530 supports three levels of interrupt priority. These levels are Power-fail, High,
and Low. Bits STATUS.7-5 indicate the service status of each level. If PIP (Power-fail Interrupt Priority;
STATUS. 7) is a 1, then the processor is servicing this level. If either HIP (High Interrupt Priority;
STATUS.6) or LIP (Low Interrupt Priority; STATUS.5) is high, then the corresponding level is in
service.
相关PDF资料
PDF描述
DS87C530-ECL 8-BIT, OTPROM, 33 MHz, MICROCONTROLLER, PQFP52
DS87C520-MCL 8-BIT, OTPROM, MICROCONTROLLER, PDIP40
DS87C520-QNL 8-BIT, OTPROM, 33 MHz, MICROCONTROLLER, PQCC44
DS87C520-QCL 8-BIT, OTPROM, 33 MHz, MICROCONTROLLER, PQCC44
DS87C520-ECL 8-BIT, OTPROM, 33 MHz, MICROCONTROLLER, PQFP44
相关代理商/技术参数
参数描述
DS83C530-ENL+ 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:EPROM/ROM Microcontrollers with Real-Time Clock
DS83C530-QCL 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:EPROM/ROM Micro with Real Time Clock
DS83C530-QCL+ 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:EPROM/ROM Microcontrollers with Real-Time Clock
DS83C530-QNL 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:EPROM/ROM Microcontrollers with Real-Time Clock
DS83C530-QNL+ 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:EPROM/ROM Microcontrollers with Real-Time Clock