参数资料
型号: DSP56858FVE
厂商: Freescale Semiconductor
文件页数: 9/64页
文件大小: 0K
描述: IC DSP 16BIT 120MHZ 144-LQFP
标准包装: 60
系列: 568xx
核心处理器: 56800E
芯体尺寸: 16-位
速度: 120MHz
连通性: EBI/EMI,SCI,SPI,SSI
外围设备: DMA,POR,WDT
输入/输出数: 47
程序存储器容量: 80KB(40K x 16)
程序存储器类型: SRAM
RAM 容量: 24K x 16
电压 - 电源 (Vcc/Vdd): 1.62 V ~ 1.98 V
振荡器型: 外部
工作温度: -40°C ~ 85°C
封装/外壳: 144-LQFP
包装: 托盘
Introduction
56858 Technical Data, Rev. 6
Freescale Semiconductor
17
MODE B
GPIOH1
F3
18
Input
Input/Output
Mode Select (MODE B)—During the bootstrap process MODE A
selects one of the eight bootstrap modes.
Port H GPIO (1)—This pin is a General Purpose I/O (GPIO) pin after
the bootstrap process has completed.
MODE C
GPIOH2
F2
19
Input
Input/Output
Mode Select (MODE C)—During the bootstrap process MODE A
selects one of the eight bootstrap modes.
Port H GPIO (2)—This pin is a General Purpose I/O (GPIO) pin after
the bootstrap process has completed.
RESET
K4
39
Input
Reset (RESET)—This input is a direct hardware reset on the
processor. When RESET is asserted low, the device is initialized and
placed in the Reset state. A Schmitt trigger input is used for noise
immunity. When the RESET pin is deasserted, the initial chip operating
mode is latched from the MODE A, MODE B, and MODE C pins.
To ensure complete hardware reset, RESET and TRST should be
asserted together. The only exception occurs in a debugging
environment when a hardware reset is required and it is necessary not
to reset the JTAG/Enhanced OnCE module. In this case, assert
RESET, but do not assert TRST.
RSTO
K3
38
Output
Reset Output (RSTO)—This output is asserted on any reset condition
(external reset, low voltage, software, or COP).
RXD0
GPIOE0
L10
73
Input
Input/Output
Serial Receive Data 0 (RXD0)—This input receives byte-oriented
serial data and transfers it to the SCI 0 receive shift register.
Port E GPIO (0)—This pin is a General Purpose I/O (GPIO) pin that
can individually be programmed as input or output pin.
TXD0
GPIOE1
L11
74
Output(Z)
Input/Output
Serial Transmit Data 0 (TXD0)—This signal transmits data from the
SCI 0 transmit data register.
Port E GPIO (1)—This pin is a General Purpose I/O (GPIO) pin that
can individually be programmed as input or output pin.
RXD1
GPIOE2
B11
107
Input
Input/Output
Serial Receive Data 1 (RXD1)—This input receives byte-oriented
serial data and transfers it to the SCI 1 receive shift register.
Port E GPIO (2)—This pin is a General Purpose I/O (GPIO) pin that
can individually be programmed as input or output pin.
TXD1
GPIOE3
C10
108
Output(Z)
Input/Output
Serial Transmit Data 1 (TXD1)—This signal transmits data from the
SCI 1 transmit data register.
Port E GPIO (3)—This pin is a General Purpose I/O (GPIO) pin that
can individually be programmed as input or output pin.
Table 3-1 56858 Signal and Package Information for the 144-pin LQFP and MAPBGA
Signal
Name
BGA
Pin No.
LQFP
Pin No.
Type
Description
相关PDF资料
PDF描述
DSP56F801FA80E IC DSP 60MHZ 16KB FLASH 48-LQFP
DSP56F802TA80E IC DSP 60MHZ 16KB FLASH 32-LQFP
DSP56F803BU80E IC DSP 80MHZ 64KB FLASH 100LQFP
DSP56F805FV80E IC DSP 80MHZ 64KB FLASH 144LQFP
DSP56F807VF80E IC DSP 80MHZ 60K FLASH 160-BGA
相关代理商/技术参数
参数描述
DSP56858PB_D 制造商:未知厂家 制造商全称:未知厂家 功能描述:56858 Digital Signal Processor Product Brief
DSP56858VF120 功能描述:数字信号处理器和控制器 - DSP, DSC 120Mhz/120MIPS RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
DSP5685XEVMUM 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Feature Phone Software Application Product Brief
DSP5685XSFPPB 制造商:未知厂家 制造商全称:未知厂家 功能描述:Feature Phone Software Application
DSP5685XUM 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:16-bit Digital Signal Controllers