参数资料
型号: DSPB56721AF
厂商: Freescale Semiconductor
文件页数: 31/54页
文件大小: 0K
描述: AUDIO PROCESSOR SYMPH 80-LQFP
标准包装: 90
系列: DSP56K/Symphony
类型: 音频处理器
接口: 主机接口,I²C,SAI,SPI
时钟速率: 200MHz
非易失内存: 外部
芯片上RAM: 744kB
电压 - 输入/输出: 3.30V
电压 - 核心: 1.00V
工作温度: 0°C ~ 70°C
安装类型: 表面贴装
封装/外壳: 80-LQFP
供应商设备封装: 80-LQFP(14x14)
包装: 托盘
Symphony DSP56720/DSP56721 Multi-Core Audio Processors, Rev. 5
Freescale Semiconductor
37
339
Delay from write data strobe deassertion to
host request assertion for “Last Data Register” write
4, 7, 9
2
× TC
10.0
ns
340
Delay from data strobe assertion to
host request deassertion for “Last Data Register” read or write (HROD =
0)
4, 8, 9
19.1
ns
341
Delay from data strobe assertion to
host request deassertion for “Last Data Register” read or write (HROD =
1, open drain Host Request)
4, 8, 9, 10
300.0
ns
342
Delay from DMA HACK deassertion to HOREQ assertion
ns
For “Last Data Register” read
4
2
× TC + 19.1
29.1
For “Last Data Register” write
4
1
× TC + 19.1
24.1
For other cases
0.0
343
Delay from DMA HACK assertion to HOREQ deassertion
HROD = 0
4
20.2
ns
344
Delay from DMA HACK assertion to HOREQ deassertion for “Last Data
Register” read or write
HROD = 1, open drain Host Request
4, 10
300.0
ns
Notes:
1. In the timing diagrams that follow, the controls pins are drawn as active low. The pin polarity is programmable.
2. VCC = 1.0 V ± 10%; TJ = —40°C to +100°C; CL = 50 pF.
3. The read data strobe is HRD in the dual data strobe mode and HDS in the single data strobe mode.
4. The “last data register” is the register at address $7, which is the last location to be read or written in data transfers.
5. This timing is applicable only if a read from the “last data register” is followed by a read from the RXL, RXM, or RXH registers
without first polling RXDF or HREQ bits, or waiting for the assertion of the HOREQ signal.
6. This timing is applicable only if two consecutive reads from one of these registers are executed.
7. The write data strobe is HWR in the dual data strobe mode and HDS in the single data strobe mode.
8. The data strobe is host read (HRD) or host write (HWR) in the dual data strobe mode and host data strobe (HDS) in the
single data strobe mode.
9. The host request is HOREQ in the single host request mode and HRRQ and HTRQ in the double host request mode.
10. In this calculation, the host request signal is pulled up by a 4.7 kW resistor in the open-drain mode.
11. HDI24_1 specs match those of HDI24.
Table 15. HDI24 Timing Parameters (Continued)
No.
Characteristics
2
Expression
200 MHz
Unit
Min
Max
相关PDF资料
PDF描述
ESM43DRYI CONN EDGECARD 86POS DIP .156 SLD
DB9W4P500G00LF CONN DSUB PLUG 9W4 R/A GOLD
TPSD107M020R0150 CAP TANT 100UF 20V 20% 2917
DSPB56725CAF IC DSP 24BIT 80LQFP
TRJC155K050RRJ CAP TANT 1.5UF 50V 10% 2312
相关代理商/技术参数
参数描述
DSPB56721AG 功能描述:数字信号处理器和控制器 - DSP, DSC DSP56721 RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
DSPB56721AG 制造商:Freescale Semiconductor 功能描述:Multi-Core Audio Digital Signal Processo
DSPB56721CAF 功能描述:数字信号处理器和控制器 - DSP, DSC 24-BIT 200MHz RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
DSPB56721CAG 功能描述:数字信号处理器和控制器 - DSP, DSC 24-BIT 200MHz RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
DSPB56724AG 功能描述:数字信号处理器和控制器 - DSP, DSC Multi-Core Audio Processor 144-Pin RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT