参数资料
| 型号： | EM773FHN33,551 |
| 厂商： | NXP Semiconductors |
| 文件页数： | 31/51页 |
| 文件大小： | 0K |
| 描述： | IC ENERGY METER ARM 32VQFN |
| 其它有关文件： | EM773 Energy Metering IC Training |
| 特色产品： | EM773 Energy Metering IC |
| 标准包装： | 260 |
| 核心处理器： | ARM? Cortex?-M0 |
| 芯体尺寸： | 32-位 |
| 速度： | 48MHz |
| 连通性： | I²C，SPI，UART/USART |
| 外围设备： | 欠压检测/复位，POR，WDT |
| 输入/输出数： | 25 |
| 程序存储器容量： | 32KB（32K x 8） |
| 程序存储器类型： | 闪存 |
| RAM 容量： | 8K x 8 |
| 电压 - 电源 (Vcc/Vdd)： | 1.8 V ~ 3.6 V |
| 振荡器型： | 内部 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 32-VQFN 裸露焊盘 |
| 包装： | 托盘 |
| 配用： | 568-6681-ND - BOARD EVAL EM773 METER EU PLUG 568-6680-ND - BOARD EVAL EM773 METER US PLUG |
| 其它名称： | 568-5213 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页当前第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页
EM773
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2012. All rights reserved.
Product data sheet
Rev. 2 — 3 January 2012
37 of 51
NXP Semiconductors
EM773
Energy metering IC
[6]
The maximum tf for the SDA and SCL bus lines is specified at 300 ns. The maximum fall time for the SDA
output stage tf is specified at 250 ns. This allows series protection resistors to be connected in between the
SDA and the SCL pins and the SDA/SCL bus lines without exceeding the maximum specified tf.
[7]
In Fast-mode Plus, fall time is specified the same for both output stage and bus timing. If series resistors
are used, designers should allow for this when considering bus timing.
[8]
The maximum tHD;DAT could be 3.45 s and 0.9 s for Standard-mode and Fast-mode but must be less than
the maximum of tVD;DAT or tVD;ACK by a transition time (see UM10204). This maximum must only be met if
the device does not stretch the LOW period (tLOW) of the SCL signal. If the clock stretches the SCL, the
data must be valid by the set-up time before it releases the clock.
[9]
tSU;DAT is the data set-up time that is measured with respect to the rising edge of SCL; applies to data in
transmission and the acknowledge.
[10] A Fast-mode I2C-bus device can be used in a Standard-mode I2C-bus system but the requirement
tSU;DAT = 250 ns must then be met. This will automatically be the case if the device does not stretch the
LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must
output the next data bit to the SDA line tr(max) + tSU;DAT = 1000 + 250 = 1250 ns (according to the
Standard-mode I2C-bus specification) before the SCL line is released. Also the acknowledge timing must
meet this set-up time.
10.7 SPI interface
Fig 19. I2C-bus pins clock timing
002aaf425
tf
70 %
30 %
SDA
tf
70 %
30 %
S
70 %
30 %
70 %
30 %
tHD;DAT
SCL
1 / fSCL
70 %
30 %
70 %
30 %
tVD;DAT
tHIGH
tLOW
tSU;DAT
Table 14.
Dynamic characteristics of SPI pins in SPI mode
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
SPI master (in SPI mode)
Tcy(clk)
clock cycle time
full-duplex mode
50
-
ns
when only transmitting [1]
40
ns
tDS
data set-up time
in SPI mode
2.4 V
V
DD 3.6 V
15
-
ns
2.0 V
V
DD < 2.4 V
20
ns
1.8 V
V
DD < 2.0 V
24
-
ns
tDH
data hold time
in SPI mode
0-
-
ns
tv(Q)
data output valid time in SPI mode
--
10
ns
th(Q)
data output hold time in SPI mode
0-
-
ns
相关PDF资料 |
PDF描述 |
|---|---|
| ENC28J60T/SO | IC ETHERNET CTRLR W/SPI 28SOIC |
| ENC624J600T-I/PT | IC ETHERNET CTRLR W/SPI 64-TQFP |
| EP1AGX90EF1152I6 | IC ARRIA GX FPGA 90K 1152FBGA |
| EP1C3T144A8N | IC CYCLONE FPGA 2910 LE 144-TQFP |
| EP1K100FC484-1N | IC ACEX 1K FPGA 100K 484-FBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EM77565 | 制造商:EMC 制造商全称:ELAN Microelectronics Corp 功能描述:ADPCM WITH PCM CODEC |
| EM77930 | 制造商:EMC 制造商全称:ELAN Microelectronics Corp 功能描述:USB + BB Controller |
| EM77950 | 制造商:EMC 制造商全称:ELAN Microelectronics Corp 功能描述:BB Controller |
| EM77F900 | 制造商:EMC 制造商全称:ELAN Microelectronics Corp 功能描述:USB HUB+BB Controller |
| EM780FP16AS-45LF | 制造商:EMLSI 制造商全称:Emerging Memory & Logic Solutions Inc 功能描述:64K x16 bit Super Low Power and Low Voltage Full CMOS Static RAM |
发布紧急采购，3分钟左右您将得到回复。