参数资料
型号: EP1C6T240I6ES
厂商: Altera Corporation
英文描述: Cyclone FPGA Family Data Sheet
中文描述: 气旋的FPGA系列数据手册
文件页数: 34/104页
文件大小: 763K
代理商: EP1C6T240I6ES
2–28
Preliminary
Altera Corporation
January 2007
Cyclone Device Handbook, Volume 1
Read/Write Clock Mode
The M4K memory blocks implement read/write clock mode for simple
dual-port memory. You can use up to two clocks in this mode. The write
clock controls the block's data inputs,
wraddress
, and
wren
. The read
clock controls the data output,
rdaddress
, and
rden
. The memory
blocks support independent clock enables for each clock and
asynchronous clear signals for the read- and write-side registers.
Figure 2–20
shows a memory block in read/write clock mode.
Figure 2–20. Read/Write Clock Mode in Simple Dual-Port Mode
Notes (1)
,
(2)
Notes to
Figure 2–20
:
(1)
All registers shown except the rden register have asynchronous clear ports.
(2)
Violating the setup or hold time on the address registers could corrupt the memory contents. This applies to both
read and write operations.
6
D
ENA
Q
D
ENA
Q
D
ENA
Q
D
ENA
Q
D
ENA
Q
data[ ]
D
ENA
Q
w
raddress[ ]
address[ ]
Memory Block
256
×
16
512
×
8
1,024
×
4
2,04
8
×
2
4,096
×
1
Data In
Read Address
Write Address
Write Ena
b
le
Read Ena
b
le
Data O
u
t
rdclken
w
rclken
w
rclock
rdclock
w
ren
rden
6 LAB Ro
w
Clocks
To M
u
ltiTrack
Interconnect
D
ENA
Q
b
yteena[ ]
Byte Ena
b
le
Write
P
u
lse
Generator
相关PDF资料
PDF描述
EP1C6T240I7ES Cyclone FPGA Family Data Sheet
EP1C6T240I8ES Cyclone FPGA Family Data Sheet
EP1C6T256C6ES Cyclone FPGA Family Data Sheet
EP1C6T256C7ES Cyclone FPGA Family Data Sheet
EP1C6T256C8ES Cyclone FPGA Family Data Sheet
相关代理商/技术参数
参数描述
EP1F 制造商:NEC 制造商全称:NEC 功能描述:HIGH HEAT RESISTIVITY
EP1F-B3G1 制造商:NEC 制造商全称:NEC 功能描述:HIGH HEAT RESISTIVITY
EP1FB3G1S 制造商:World Products 功能描述:Electromechanical Relay SPDT 25A 12VDC 225Ohm Through Hole
EP1F-B3G1T 制造商:NEC 制造商全称:NEC 功能描述:HIGH HEAT RESISTIVITY
EP1F-B3G1TT 制造商:NEC 制造商全称:NEC 功能描述:HIGH HEAT RESISTIVITY